RuigeLee
|
b264f729b4
|
DC 同步功能； 基于IO的下级从机热插入
|
2024-05-11 14:57:42 +08:00 |
|
RuigeLee
|
27f6a09314
|
Din16需要修改滤波方案
|
2024-04-07 10:30:02 +08:00 |
|
RuigeLee
|
1f898a7173
|
提供编译接口
|
2023-12-07 11:10:05 +08:00 |
|
RuigeLee
|
31213302aa
|
尝试流片顶层
|
2023-11-14 17:03:19 +08:00 |
|
RuigeLee
|
70922ecb44
|
拓扑修改，编译通过
|
2023-10-19 15:24:26 +08:00 |
|
RuigeLee
|
50403930a9
|
check chain
|
2023-08-09 16:34:29 +08:00 |
|
RuigeLee
|
5d43600680
|
fpga sync
|
2023-08-01 15:50:53 +08:00 |
|
RuigeLee
|
35e6fcdb52
|
mst test pass
|
2023-08-01 14:44:05 +08:00 |
|
RuigeLee
|
2048a4d286
|
first test
|
2023-07-28 15:38:46 +08:00 |
|
RuigeLee
|
de5eb461f6
|
sim env
|
2023-07-17 09:26:20 +08:00 |
|
RuigeLee
|
ac7db49089
|
compare test pass
|
2023-06-20 18:26:59 +08:00 |
|