RuigeLee
|
96234875b0
|
从站下行写完
|
2024-10-14 17:45:39 +08:00 |
|
RuigeLee
|
8f9aa2d17c
|
从站下行的部分逻辑
|
2024-10-12 17:29:58 +08:00 |
|
RuigeLee
|
c605fd4efe
|
shin主站逻辑代码写完，没编译
|
2024-10-10 17:41:49 +08:00 |
|
RuigeLee
|
a6068fbda0
|
新主站发送逻辑
|
2024-10-09 17:37:15 +08:00 |
|
RuigeLee
|
58aecc043f
|
led在PR为3时常亮
|
2024-09-26 10:38:50 +08:00 |
|
RuigeLee
|
87f28c75b0
|
基本稳定传输
|
2024-09-24 11:19:36 +08:00 |
|
RuigeLee
|
753586a65e
|
正确锁住，丢包率大
|
2024-09-23 17:52:59 +08:00 |
|
RuigeLee
|
10b2e4c78f
|
Revert "最后几个比特锁不住"
This reverts commit 97211f0962.
|
2024-09-23 17:40:35 +08:00 |
|
RuigeLee
|
97211f0962
|
最后几个比特锁不住
|
2024-09-23 17:40:23 +08:00 |
|
RuigeLee
|
833ad07525
|
采样头对齐问题，对齐哪个55和D5
|
2024-09-23 17:23:34 +08:00 |
|
RuigeLee
|
6750593b48
|
发送改用标志头锁时钟通道方案
|
2024-09-23 16:44:44 +08:00 |
|
RuigeLee
|
f05e320236
|
fpga测试顶层 虚拟线模式
|
2024-09-20 14:56:09 +08:00 |
|
RuigeLee
|
3c357b54e0
|
4倍频采3次
|
2024-09-20 14:55:43 +08:00 |
|
RuigeLee
|
1368e9037d
|
CDR基本测试通过
|
2024-09-19 15:23:38 +08:00 |
|
RuigeLee
|
57c81d5cac
|
CDRin编译通过
|
2024-09-12 17:48:50 +08:00 |
|
RuigeLee
|
ba6099608c
|
CDR发送测试完成
|
2024-09-11 17:21:14 +08:00 |
|
RuigeLee
|
7350f3bcf4
|
仿真，状态机错误
|
2024-09-10 18:39:35 +08:00 |
|
RuigeLee
|
0080705f0d
|
Revert "重开ebus项目"
This reverts commit a3234d7f48.
|
2024-09-10 16:36:30 +08:00 |
|
RuigeLee
|
a3234d7f48
|
重开ebus项目
|
2024-09-10 16:12:18 +08:00 |
|
RuigeLee
|
f7697eed6b
|
do的下行寄存器没有改到
|
2024-09-05 15:17:20 +08:00 |
|
RuigeLee
|
838729a694
|
新需求 din寄存器更新
|
2024-09-02 17:46:14 +08:00 |
|
RuigeLee
|
aa5a8f9a95
|
更新第15页
|
2024-09-02 16:33:08 +08:00 |
|
RuigeLee
|
45c983acfc
|
新需求 更新第15页
|
2024-09-02 16:24:02 +08:00 |
|
RuigeLee
|
693621f1a0
|
加入常数定义
|
2024-07-16 15:36:40 +08:00 |
|
RuigeLee
|
71a489a1d0
|
约束只能使用4页，留下升级空间
|
2024-07-03 18:39:01 +08:00 |
|
RuigeLee
|
73bfd7e109
|
sck下降沿操作前移到上升沿后两拍
|
2024-07-03 16:36:45 +08:00 |
|
RuigeLee
|
17dd970d47
|
上传bugfix
|
2024-07-02 19:27:43 +08:00 |
|
RuigeLee
|
bcbaa5b39b
|
spi格式修改
|
2024-07-02 19:18:02 +08:00 |
|
RuigeLee
|
e0bfd59539
|
spi面积通过
|
2024-06-28 18:39:35 +08:00 |
|
RuigeLee
|
b696723e23
|
Revert "从机上下行机制分叉"
This reverts commit a9f4fd18ab.
|
2024-06-28 15:22:44 +08:00 |
|
RuigeLee
|
a9f4fd18ab
|
从机上下行机制分叉
|
2024-06-28 15:20:22 +08:00 |
|
RuigeLee
|
862028dac7
|
dout16增加一个err灯
|
2024-06-28 14:44:04 +08:00 |
|
RuigeLee
|
f008df4074
|
SRAM规格不够大
|
2024-06-28 10:27:32 +08:00 |
|
RuigeLee
|
5090294a12
|
spi 功能测试通过，资源不足
qei 防跳变
|
2024-06-27 18:47:46 +08:00 |
|
RuigeLee
|
eca0931fa3
|
重构逻辑关系
|
2024-06-26 12:31:16 +08:00 |
|
RuigeLee
|
f32e82cd7b
|
资源节约
|
2024-06-25 18:40:53 +08:00 |
|
RuigeLee
|
3406a418d1
|
测试完成，资源超出
|
2024-06-25 16:44:19 +08:00 |
|
RuigeLee
|
d99421cbf2
|
qei准备测试
|
2024-06-25 11:27:07 +08:00 |
|
RuigeLee
|
c40980bf2f
|
等待文档更新
|
2024-06-24 11:18:47 +08:00 |
|
RuigeLee
|
7aa7ea7ec6
|
dout增加公共端IO
|
2024-06-14 19:00:41 +08:00 |
|
RuigeLee
|
715a1e6c08
|
准备QEI和Spi
|
2024-06-11 18:29:02 +08:00 |
|
RuigeLee
|
46090a6460
|
恢复ebus工程
|
2024-05-24 17:32:41 +08:00 |
|
RuigeLee
|
b5fb27ab7c
|
临时解决方案
|
2024-05-24 17:31:49 +08:00 |
|
RuigeLee
|
7f85f14d92
|
每次初始化强制清除sync,trans,uni标志位
|
2024-05-23 13:45:15 +08:00 |
|
RuigeLee
|
67bfafd0df
|
错误写入SRAM争夺了SRAM控制权：CRC操作并入传输，CDR错误仅用上升沿触发
|
2024-05-23 13:44:19 +08:00 |
|
RuigeLee
|
99525c4f01
|
顶层时钟更新
|
2024-05-23 13:41:18 +08:00 |
|
RuigeLee
|
d3da410b05
|
插入检测IO打两拍，撤销CDR的LED示意
|
2024-05-22 10:21:35 +08:00 |
|
RuigeLee
|
59e708a2af
|
恢复使用定时器复位
|
2024-05-22 10:20:48 +08:00 |
|
RuigeLee
|
cf76ef1595
|
寄存器空间优化
|
2024-05-21 19:37:00 +08:00 |
|
Ruige
|
35281910b4
|
确认，因为addrr sram欠一拍
|
2024-05-21 17:10:42 +08:00 |
|