RuigeLee
|
bb35dffb84
|
未完成tx拆解
|
2023-10-12 18:37:12 +08:00 |
|
RuigeLee
|
38550d723b
|
rx数据通道已经拆解
|
2023-10-12 15:42:49 +08:00 |
|
RuigeLee
|
774c00a97c
|
未完成，重构rx tilelink，使能仅依赖于pingpong是否准备好
|
2023-10-11 18:48:05 +08:00 |
|
RuigeLee
|
82a6805e05
|
异步fifo
|
2023-10-10 16:48:32 +08:00 |
|
RuigeLee
|
201ab2579b
|
化简代码
|
2023-10-08 18:27:49 +08:00 |
|
RuigeLee
|
31d2d86f01
|
bug:阶跃错误
|
2023-10-08 15:54:40 +08:00 |
|
RuigeLee
|
aec4160431
|
代码清理
|
2023-10-08 15:37:54 +08:00 |
|
RuigeLee
|
a331599ad4
|
bug: 信号同步时钟域错误
|
2023-10-08 15:30:08 +08:00 |
|
RuigeLee
|
92a6f6b5c3
|
move out rx
|
2023-10-08 15:13:35 +08:00 |
|
RuigeLee
|
115f216139
|
moveout tx
|
2023-10-08 11:34:36 +08:00 |
|
RuigeLee
|
3b6b3bc14b
|
增加跨时钟域，准备切换分支
|
2023-10-08 10:12:49 +08:00 |
|
RuigeLee
|
2435f7fa01
|
rx初步优化 编译通过
|
2023-10-07 16:44:13 +08:00 |
|
RuigeLee
|
fd0f1347cf
|
半成品，剥离tilelinkTx，在mtx不会远大于clock；tx_FIFO不会极限小的情况下，无跨时钟保护是允许的
|
2023-09-28 18:45:14 +08:00 |
|
RuigeLee
|
f3a35964f8
|
opt: tx/rx传输必须32比特对齐，不再支持非对齐操作
|
2023-09-27 16:31:56 +08:00 |
|
RuigeLee
|
61f15c9ebe
|
bug:rx 大小端总线传输非对齐模式下mask错误
|
2023-09-27 16:14:04 +08:00 |
|
RuigeLee
|
e6f34762e8
|
状态机化简
|
2023-09-26 21:41:19 +08:00 |
|
RuigeLee
|
51c39369c8
|
要求所有tx/rx时钟域异步复位
|
2023-09-25 14:18:27 +08:00 |
|
RuigeLee
|
5ff118f527
|
rx: big-endian to little-endian
|
2023-09-21 16:55:22 +08:00 |
|
RuigeLee
|
4702991e69
|
tx: big-endian to little-endian
|
2023-09-19 17:54:36 +08:00 |
|
RuigeLee
|
440cefb02a
|
we use async reset for different clock now
|
2023-07-24 19:31:20 +08:00 |
|
RuigeLee
|
21f8547273
|
ethreg Test pass
|
2023-07-21 16:38:02 +08:00 |
|
RuigeLee
|
0b48e2cd2b
|
compile pass
|
2023-07-20 14:58:59 +08:00 |
|
RuigeLee
|
fa748b7de9
|
Revert "create register node"
This reverts commit e558356a22.
|
2023-07-20 10:35:56 +08:00 |
|
RuigeLee
|
e558356a22
|
create register node
|
2023-07-20 10:01:59 +08:00 |
|
RuigeLee
|
2d720b7c8d
|
remove istilelink parameter
|
2023-07-11 17:45:32 +08:00 |
|
RuigeLee
|
44048ea7d9
|
remove all wishbone
|
2023-07-11 17:38:18 +08:00 |
|
RuigeLee
|
3037d31028
|
move tlsram to chisel
|
2023-07-11 00:00:26 +08:00 |
|
RuigeLee
|
67f93bb464
|
强拆wbmst，删除了burst特性，待功能测试通过后重做
|
2023-07-07 21:43:06 +08:00 |
|
RuigeLee
|
78a2f4ba47
|
ready to test tilelink slv
|
2023-07-04 23:36:34 +08:00 |
|
RuigeLee
|
5bd8b261bf
|
compile tilelink
|
2023-07-04 17:37:41 +08:00 |
|
RuigeLee
|
01853cecd1
|
parameter, switch of diff slv bus
|
2023-07-04 15:40:51 +08:00 |
|
RuigeLee
|
6efd11322b
|
io merge
|
2023-07-04 14:26:24 +08:00 |
|
RuigeLee
|
3886583b2a
|
bug fixed
|
2023-07-04 13:07:33 +08:00 |
|
RuigeLee
|
0303ca21fb
|
top layer and some bugs fixed
|
2023-07-03 23:51:01 +08:00 |
|
RuigeLee
|
38bcf0dcf0
|
tilelink should not add here
|
2023-07-03 16:25:41 +08:00 |
|
RuigeLee
|
c65edfe4ae
|
merge wb into tilelink files
|
2023-06-30 20:21:03 +08:00 |
|
RuigeLee
|
374c6ecde0
|
this is the last equal commit
|
2023-06-30 16:14:58 +08:00 |
|
RuigeLee
|
d4ed6f39a0
|
opt
|
2023-06-30 16:00:02 +08:00 |
|
RuigeLee
|
546fea5903
|
opt
|
2023-06-30 14:46:23 +08:00 |
|
RuigeLee
|
cecf3caddc
|
opt
|
2023-06-29 23:28:05 +08:00 |
|
RuigeLee
|
59a2f2e054
|
opt
|
2023-06-29 21:14:51 +08:00 |
|
RuigeLee
|
61e36c59d8
|
wishbone test pass
|
2023-06-29 18:29:54 +08:00 |
|
RuigeLee
|
7aee6496f9
|
wishbone almost
|
2023-06-28 23:43:03 +08:00 |
|