2024-10-29 17:32:17 +08:00
|
|
|
#include <stdint.h>
|
|
|
|
|
// #include "uart.h"
|
|
|
|
|
// #include "gpio.h"
|
|
|
|
|
// #include "timer.h"
|
2025-01-16 16:34:48 +08:00
|
|
|
#include "tl2cdr.h"
|
2025-02-10 00:08:30 +08:00
|
|
|
#include "system_cfg.h"
|
2025-02-10 14:38:49 +08:00
|
|
|
#include "halfLvdsMacSvr.h"
|
|
|
|
|
#include "sysDef.h"
|
2025-02-10 23:59:35 +08:00
|
|
|
#include "plic.h"
|
2024-11-05 17:48:34 +08:00
|
|
|
|
2025-02-27 12:55:34 +08:00
|
|
|
uint8_t sys_stack[STACK_SIZE] __attribute__((aligned(0x100), section(".sys_stack")));
|
|
|
|
|
|
2025-02-10 14:38:49 +08:00
|
|
|
static void error();
|
|
|
|
|
static uint32_t init_plic(void);
|
2025-01-15 15:44:29 +08:00
|
|
|
|
|
|
|
|
|
2025-02-10 14:38:49 +08:00
|
|
|
void main()
|
|
|
|
|
{
|
|
|
|
|
init_plic();
|
2025-01-15 15:44:29 +08:00
|
|
|
|
2025-01-16 16:34:48 +08:00
|
|
|
|
2025-02-10 14:38:49 +08:00
|
|
|
//tx0 下行
|
|
|
|
|
//tx1 上行
|
|
|
|
|
//rx0 下行
|
|
|
|
|
//rx1 上行
|
|
|
|
|
//使用查询策略 POLL_STRATEGY 操作 half lvds mac
|
|
|
|
|
HLM_poll(WORKMODE_SLAVE);
|
2025-01-15 15:44:29 +08:00
|
|
|
|
2025-02-10 14:38:49 +08:00
|
|
|
while (1);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void error() {
|
|
|
|
|
while(1);
|
|
|
|
|
}
|
2025-02-10 00:03:16 +08:00
|
|
|
|
2025-02-10 14:38:49 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
uint32_t init_plic(void)
|
|
|
|
|
{
|
2025-02-27 12:55:34 +08:00
|
|
|
#if 0
|
2025-02-10 00:03:16 +08:00
|
|
|
/*初始化plic*/
|
|
|
|
|
*plic_enable_0_31 = 1 << CDR_INT_TX0END
|
|
|
|
|
| 1 << CDR_INT_TX1END
|
|
|
|
|
|
|
|
|
|
| 1 << CDR_INT_RX0ERROR
|
|
|
|
|
| 1 << CDR_INT_RX1ERROR
|
|
|
|
|
|
|
|
|
|
| 1 << CDR_INT_RX0START
|
|
|
|
|
| 1 << CDR_INT_RX1START
|
|
|
|
|
|
|
|
|
|
| 1 << CDR_INT_RX0END
|
|
|
|
|
| 1 << CDR_INT_RX1END
|
|
|
|
|
|
|
|
|
|
//| 1 << CDR_INT_TX0_FIFO_DEQ
|
|
|
|
|
//| 1 << CDR_INT_TX1_FIFO_DEQ
|
|
|
|
|
|
2025-02-10 23:59:35 +08:00
|
|
|
//| 1 << CDR_INT_RX0_FIFO_ENQ
|
|
|
|
|
//| 1 << CDR_INT_RX1_FIFO_ENQ
|
2025-02-10 00:03:16 +08:00
|
|
|
;
|
|
|
|
|
|
|
|
|
|
plic_priority[CDR_INT_TX0END] = 1;
|
|
|
|
|
plic_priority[CDR_INT_TX1END] = 1;
|
|
|
|
|
plic_priority[CDR_INT_RX0ERROR] = 1;
|
|
|
|
|
plic_priority[CDR_INT_RX1ERROR] = 1;
|
|
|
|
|
plic_priority[CDR_INT_RX0START] = 1;
|
|
|
|
|
plic_priority[CDR_INT_RX1START] = 1;
|
|
|
|
|
plic_priority[CDR_INT_RX0END] = 1;
|
|
|
|
|
plic_priority[CDR_INT_RX1END] = 1;
|
|
|
|
|
plic_priority[CDR_INT_TX0_FIFO_DEQ] = 1;
|
|
|
|
|
plic_priority[CDR_INT_TX1_FIFO_DEQ] = 1;
|
|
|
|
|
plic_priority[CDR_INT_RX0_FIFO_ENQ] = 1;
|
|
|
|
|
plic_priority[CDR_INT_RX1_FIFO_ENQ] = 1;
|
2025-01-16 16:34:48 +08:00
|
|
|
|
|
|
|
|
*plic_threshold_0 = 0;
|
2025-02-27 12:55:34 +08:00
|
|
|
#endif
|
2024-11-05 17:48:34 +08:00
|
|
|
|
2025-02-10 14:38:49 +08:00
|
|
|
return 0;
|
2024-10-29 17:32:17 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|