Files
eb001/tb/sw/src/SlvMain.c

468 lines
11 KiB
C
Raw Normal View History

2024-10-29 17:32:17 +08:00
#include <stdint.h>
// #include "uart.h"
// #include "gpio.h"
// #include "timer.h"
2025-01-16 16:34:48 +08:00
#include "tl2cdr.h"
2024-11-05 17:48:34 +08:00
volatile uint32_t *const plic_priority = (uint32_t *)(0xc000000U);
2025-01-15 15:44:29 +08:00
2025-01-16 16:34:48 +08:00
volatile uint32_t *plic_pending_0_31 = (uint32_t*)( 0xc000000U + 0X001000 );
volatile uint32_t *plic_enable_0_31 = (uint32_t*)( 0xc000000U + 0X002000 );
2025-01-15 15:44:29 +08:00
2025-01-16 16:34:48 +08:00
volatile uint32_t *plic_threshold_0 = (uint32_t*)( 0xc000000U + 0X200000 );
volatile uint32_t *plic_claim = (uint32_t*)( 0xc000000U + 0X200004 );
static inline void error() {
while(1);
}
2025-01-15 15:44:29 +08:00
extern const uint8_t int_svr_code[];
uint32_t (*sys_call)(uint32_t no, ...);
2025-01-15 15:44:29 +08:00
2025-01-16 16:34:48 +08:00
2025-01-15 15:44:29 +08:00
void main()
{
int i;
/*初始化plic*/
*plic_enable_0_31 = 1 << CDR_INT_TX0END
| 1 << CDR_INT_TX1END
| 1 << CDR_INT_RX0ERROR
| 1 << CDR_INT_RX1ERROR
| 1 << CDR_INT_RX0START
| 1 << CDR_INT_RX1START
| 1 << CDR_INT_RX0END
| 1 << CDR_INT_RX1END
//| 1 << CDR_INT_TX0_FIFO_DEQ
//| 1 << CDR_INT_TX1_FIFO_DEQ
| 1 << CDR_INT_RX0_FIFO_ENQ
| 1 << CDR_INT_RX1_FIFO_ENQ
;
plic_priority[CDR_INT_TX0END] = 1;
plic_priority[CDR_INT_TX1END] = 1;
plic_priority[CDR_INT_RX0ERROR] = 1;
plic_priority[CDR_INT_RX1ERROR] = 1;
plic_priority[CDR_INT_RX0START] = 1;
plic_priority[CDR_INT_RX1START] = 1;
plic_priority[CDR_INT_RX0END] = 1;
plic_priority[CDR_INT_RX1END] = 1;
plic_priority[CDR_INT_TX0_FIFO_DEQ] = 1;
plic_priority[CDR_INT_TX1_FIFO_DEQ] = 1;
plic_priority[CDR_INT_RX0_FIFO_ENQ] = 1;
plic_priority[CDR_INT_RX1_FIFO_ENQ] = 1;
*plic_threshold_0 = 0;
2025-01-15 15:44:29 +08:00
sys_call = (void *)int_svr_code;
2025-01-16 16:34:48 +08:00
//复位脉冲
*tx0_softReset = 1;
*tx1_softReset = 1;
*rx0_softReset = 1;
*rx1_softReset = 1;
2025-01-16 16:34:48 +08:00
//tx0 下行
//tx1 上行
//rx0 下行
//rx1 上行
2025-01-16 16:34:48 +08:00
2024-10-29 17:32:17 +08:00
while (1);
2024-10-29 17:32:17 +08:00
#if 0
2024-11-15 14:35:39 +08:00
register uint32_t readDat;
register uint32_t operator;
register uint32_t downRecvLen;
register uint32_t upRecvLen;
2025-01-16 16:34:48 +08:00
register uint32_t crc;
2024-11-15 14:35:39 +08:00
2025-01-16 16:34:48 +08:00
uint8_t localData[512];
2024-10-30 17:51:33 +08:00
uint32_t slvNum;
uint32_t totNum;
2024-11-15 14:35:39 +08:00
register uint32_t isLast;
register uint32_t flag;
*plic_enable_0_31 = 1 << CDR_INT_TXEND | 1 << CDR_INT_RXERROR | 1 << CDR_INT_RXSTART | 1 << CDR_INT_RXEND;
*plic_priority_TxEnd = 1;
*plic_priority_RxError = 1;
*plic_priority_RxStart = 1;
*plic_priority_RxEnd = 1;
2025-01-16 16:34:48 +08:00
*plic_threshold_0 = 0;
2024-10-29 17:32:17 +08:00
2024-11-05 17:48:34 +08:00
2024-10-29 17:32:17 +08:00
while(1){
2025-01-16 16:34:48 +08:00
*cdr_softReset = 1; //复位脉冲
*cdr_direct = 0;
2025-01-17 16:21:46 +08:00
isLast = *cdr_IsLast;
2024-10-29 17:32:17 +08:00
2025-01-16 16:34:48 +08:00
// asm volatile(
// "sw x0, 0x10(x0)\n" //cdr_softReset 写入任意值进行复位//复位脉冲
// "lw %0, 0x408(x0)\n" //ReadIsLast 获取是否为最后一个从机
// "sw x0, 0xc(x0)\n" //设置CDR方向
// : "+r"(isLast)
// );
2024-11-15 14:35:39 +08:00
// *WriteGpio = 0x01;
2024-11-01 17:07:35 +08:00
2024-11-15 14:35:39 +08:00
//等待接收开始中断
2025-01-17 16:21:46 +08:00
while(!flag_intRxStart);
2025-01-16 16:34:48 +08:00
// asm volatile (
// "1:\n"
// "andi %0, sp, 0x04\n"
// "beqz %0, 1b\n"
// "andi sp, sp, 0xFB\n"
// : "+r"(flag)
// );
readDat = *cdr_rxFifo;
operator = (readDat >> 16) & 0xf;
downRecvLen = readDat >> 20;
readDat = *cdr_rxFifo;
// asm volatile (
// "lw %0, 0x1c(x0)\n" //read rxfifo
// "srli %1, %0, 16\n" // operator = readDat >> 16
// "srli %2, %1, 4\n" // downRecvLen = operator >> 4
// "andi %1, %1,0xf\n" // operator = operator & 0xf
// "lw %0, 0x1c(x0)\n" //read rxfifo
// : "+r"(readDat), "+r"(operator), "+r"(downRecvLen)
// );
2024-11-15 14:35:39 +08:00
2024-10-29 17:32:17 +08:00
// *WriteGpio = 0x03;
2024-11-05 17:48:34 +08:00
2024-10-29 17:32:17 +08:00
if( operator == 0 ){
2024-11-04 16:47:01 +08:00
2024-10-29 17:32:17 +08:00
2024-11-15 14:35:39 +08:00
2024-10-29 17:32:17 +08:00
//接收本地包
2024-11-15 14:35:39 +08:00
for( uint32_t i = 0; i < 2; i++ ) {
2025-01-17 16:21:46 +08:00
if( flag_intRxError ){
2025-01-16 16:34:48 +08:00
while(1);
}
*(localData+i) = *cdr_rxFifo;
// asm volatile (
// "andi %0, sp, 0x08\n"
// "1:\n"
// "bnez %0, 1b\n" //error
// "lw %1, 0x1c(x0)\n" //read rxfifo
// : "+r"(flag), "+r"(readDat)
// );
2024-10-29 17:32:17 +08:00
}
2024-11-15 14:35:39 +08:00
// *WriteGpio = 0x07;
2024-11-15 14:35:39 +08:00
register uint32_t downSendLen;
2025-01-17 16:21:46 +08:00
downSendLen = downRecvLen - 8;
2024-11-15 14:35:39 +08:00
2024-10-30 17:51:33 +08:00
if(!isLast){
// 下行转发新建包头
2024-11-15 14:35:39 +08:00
register uint32_t downSendHead;
2025-01-16 16:34:48 +08:00
*cdr_txLen = downRecvLen;
downSendHead = (downSendLen << 20) | ( 0 << 16) | 0;
*cdr_txFifo = downSendHead;
*cdr_txFifo = 0;
// asm volatile (
// "sw %0, 0x4(x0)\n" // *cdr_txLen = downRecvLen
// "addi %2, %0, -8\n" //downSendLen = downRecvLen - 8;
// "slli %1, %2, 20\n" // downSendHead = (downSendLen << 20) |( 0 << 16) | 0;
// "sw %1, 0x8(x0)\n" //*cdr_txFifo = downSendHead
// "sw x0, 0x8(x0)\n" //*cdr_txFifo = 0
// : "+r"(downRecvLen), "+r"(downSendHead), "+r"(downSendLen)
// );
2024-10-29 17:32:17 +08:00
2024-11-01 17:07:35 +08:00
//下行转发负载
2024-11-15 14:35:39 +08:00
for( uint32_t i = 0; i < (downSendLen); i+=4 ){ //一次传4byte
2024-11-05 17:48:34 +08:00
register uint32_t forData;
2025-01-16 16:34:48 +08:00
if( flag_intRxError){
while(1);
}
*cdr_txFifo = *cdr_rxFifo;
// asm volatile (
// "andi %0, sp, 0x08\n"
// "1:\n"
// "bnez %0, 1b\n" //error 速度不够,不再检查接收
// "lw %1, 0x01c(x0)\n"
// "sw %1, 0x008(x0)\n"
// :
// "+r"(flag), "+r"(forData)
// );
2024-10-30 17:51:33 +08:00
}
} else{ //isLast
//空转掉剩余负载
for( uint32_t i = 0; i < (downSendLen >> 2); i++ ){ //一次传4byte
2024-11-05 17:48:34 +08:00
register uint32_t forData;
2025-01-16 16:34:48 +08:00
if( flag_intRxError ){
while(1);
}
readDat = *cdr_rxFifo;
// asm volatile (
// "andi %0, sp, 0x08\n"
// "1:\n"
// "bnez %0, 1b\n" //error 速度不够,不再检查接收
// "lw %1, 0x01c(x0)\n"
// : "+r"(flag), "+r"(forData)
// );
2024-10-30 17:51:33 +08:00
}
2024-10-29 17:32:17 +08:00
}
2024-11-05 17:48:34 +08:00
// *WriteGpio = 0x0f;
2024-11-15 14:35:39 +08:00
//CRC
2025-01-16 16:34:48 +08:00
if( flag_intRxError ){
while(1);
}
crc = *cdr_rxFifo;
// asm volatile (
// "andi %0, sp, 0x08\n"
// "1:\n"
// "bnez %0, 1b\n" //error
// "lw %1, 0x1c(x0)\n" //read rxfifo
// : "+r"(flag), "+r"(readDat)
// );
2024-11-15 14:35:39 +08:00
// *WriteGpio = 0x1f;
2024-10-29 17:32:17 +08:00
//等待接收完成标志
2025-01-16 16:34:48 +08:00
while(!flag_intRxEnd);
flag_intRxEnd = 0;
// asm volatile (
// "1:\n"
// "andi %0, sp, 0x08\n"
// "beqz %0, 1b\n"
// "andi sp, sp, 0xF7\n"
// : "+r"(flag)
// );
2024-11-15 14:35:39 +08:00
// *WriteGpio = 0x3f;
2024-10-29 17:32:17 +08:00
if(!isLast){
//等待发送完成标志
2025-01-16 16:34:48 +08:00
while(!flag_intTxEnd);
flag_intTxEnd = 0;
// asm volatile (
// "1:\n"
// "andi %0, sp, 0x01\n"
// "beqz %0, 1b\n"
// "andi sp, sp, 0xFE\n"
// :"+r"(flag)
// );
}
2024-11-01 17:07:35 +08:00
// *WriteGpio = 0x7f;
2024-11-01 17:07:35 +08:00
2024-11-15 14:35:39 +08:00
register uint32_t one = 1;
register uint32_t txLen;
register uint32_t txHeader;
2024-11-01 17:07:35 +08:00
2025-01-16 16:34:48 +08:00
*cdr_softReset = 1;
*cdr_direct = 1;
// asm volatile(
// "sw x0, 0x10(x0)\n" //cdr_softReset 写入任意值进行复位//复位脉冲
// "sw %0, 0xc(x0)\n" //设置CDR方向
// : "+r"(one)
// );
2024-11-01 17:07:35 +08:00
2024-10-30 17:51:33 +08:00
if(!isLast){
//上行转发
2024-10-29 17:32:17 +08:00
2024-10-30 17:51:33 +08:00
//接收第一个包
2025-01-16 16:34:48 +08:00
while(!flag_intRxStart);
flag_intRxStart = 0;
// asm volatile (
// "1:\n"
// "andi %0, sp, 0x04\n"
// "beqz %0, 1b\n"
// "andi sp, sp, 0xFB\n"
// :"+r"(flag)
// );
2025-01-16 16:34:48 +08:00
//接收第一个包
if(flag_intRxError){while(1);}
readDat = *cdr_rxFifo;
upRecvLen = readDat >> 20;
txLen = upRecvLen + 16;
txHeader = upRecvLen + 8;
txHeader = (txHeader << 20) | ( 0 << 16) | 0;
2024-11-15 14:35:39 +08:00
//发送上行包头
2025-01-16 16:34:48 +08:00
*cdr_txLen = txLen;
*cdr_txFifo = txHeader;
*cdr_txFifo = 0;
// asm volatile (
// "lw %0, 0x1c(x0)\n" //read rxfifo
// "srli %1, %0, 20\n" // upRecvLen = readDat >> 20
// "addi %2, %1, 16\n" //txLen = upRecvLen + 16
// "addi %3, %1, 8\n" //txHeader = upRecvLen + 8
// "slli %3, %3, 20\n" //txHeader = txHeader << 20 |( 0 << 16) | 0
// "sw %2, 0x4(x0)\n" //*cdr_txLen = txLen
// "sw %3, 0x8(x0)\n" //*cdr_txFifo = txHeader
// "sw x0, 0x8(x0)\n" //*cdr_txFifo = 0
// : "+r"(readDat), "+r"(upRecvLen), "+r"( txLen ), "+r"( txHeader )
// );
2024-11-15 14:35:39 +08:00
2024-10-30 17:51:33 +08:00
2024-10-29 17:32:17 +08:00
for( uint32_t i = 0; i < 8/4; i ++ ){
2025-01-16 16:34:48 +08:00
*cdr_txFifo = 0;
// asm volatile (
// "sw x0, 0x8(x0)\n" //*cdr_txFifo = 0;
// );
2024-10-30 17:51:33 +08:00
}
//接收第二个包
2025-01-16 16:34:48 +08:00
if(flag_intRxError){while(1);}
readDat = *cdr_rxFifo;
// asm volatile (
// "andi %0, sp, 0x08\n"
// "1:\n"
// "bnez %0, 1b\n" //error //速度不够,不校验
// "lw %1, 0x1c(x0)\n" //read rxfifo
// :"+r"(flag), "+r"(readDat)
// );
2024-11-15 14:35:39 +08:00
2024-10-30 17:51:33 +08:00
//上行转发负载
2024-11-15 14:35:39 +08:00
for( uint32_t i = 0; i < (upRecvLen); i += 4 ){ //一次传4byte
2024-11-05 17:48:34 +08:00
register uint32_t forData;
2025-01-16 16:34:48 +08:00
if( flag_intRxError ){
while(1);
}
*cdr_txFifo = *cdr_rxFifo;
// asm volatile (
// "andi %0, sp, 0x80\n"
// "1:\n"
// "bnez %0, 1b\n" //error 速度不够,不再检查接收
// "lw %1, 0x01c(x0)\n"
// "sw %1, 0x008(x0)\n"
// :"+r"(flag), "+r"(forData)
// );
2024-10-30 17:51:33 +08:00
}
//CRC
2025-01-16 16:34:48 +08:00
if( flag_intRxError ){
while(1);
}
crc = *cdr_rxFifo;
// asm volatile (
// "andi %0, sp, 0x08\n"
// "1:\n"
// "bnez %0, 1b\n" //error
// "lw %0, 0x1c(x0)\n" //read rxfifo
// :"+r"(flag), "+r"(readDat)
// );
2024-11-15 14:35:39 +08:00
2024-10-30 17:51:33 +08:00
//等待接收完成标志
2025-01-16 16:34:48 +08:00
while(!flag_intRxEnd);
flag_intRxEnd = 0;
// asm volatile (
// "1:\n"
// "andi %0, sp, 0x08\n"
// "beqz %0, 1b\n"
// "andi sp, sp, 0xF7\n"
// :"+r"(flag)
// );
2024-10-29 17:32:17 +08:00
totNum = slvNum + (upRecvLen >> 3) - 1;
2024-10-30 17:51:33 +08:00
} else { //islast
2024-11-15 14:35:39 +08:00
2024-10-30 17:51:33 +08:00
//发送上行包头
2025-01-16 16:34:48 +08:00
txLen = upRecvLen + 16;
txHeader = ( 8 << 20 ) | ( 0 << 16) | 0;
*cdr_txLen = txLen;
*cdr_txFifo = txHeader;
*cdr_txFifo = 0;
// asm volatile (
// "li %0, 16\n" //txLen = upRecvLen + 16
// "sw %0, 0x4(x0)\n" //*cdr_txLen = txLen
// "lui %1, 0x800\n" //txHeader = 8 << 20 |( 0 << 16) | 0
// "sw %1, 0x8(x0)\n" //*cdr_txFifo = txHeader
// "sw x0, 0x8(x0)\n" //*cdr_txFifo = 0
// : "+r"( txLen ), "+r"( txHeader )
// );
2024-10-30 17:51:33 +08:00
for( uint32_t i = 0; i < 8/4; i ++ ){
2025-01-16 16:34:48 +08:00
*cdr_txFifo = 0;
// asm volatile (
// "sw x0, 0x8(x0)\n" //*cdr_txFifo = 0;
// );
2024-10-30 17:51:33 +08:00
}
}
2024-11-04 16:47:01 +08:00
//等待发送完成标志
2025-01-16 16:34:48 +08:00
while(!flag_intTxEnd);
flag_intTxEnd = 0;
// asm volatile (
// "1:\n"
// "andi %0, sp, 0x01\n"
// "beqz %0, 1b\n"
// "andi sp, sp, 0xFE\n"
// :"+r"(flag)
// );
2024-10-30 17:51:33 +08:00
2024-11-04 16:47:01 +08:00
slvNum = 64 - ( downRecvLen >> 3 );
2025-01-17 16:21:46 +08:00
// *WriteGpio = 1 << slvNum;
2024-10-29 17:32:17 +08:00
} else if ( operator == 1 ){
2024-11-05 17:48:34 +08:00
// error();
2024-10-29 17:32:17 +08:00
} else if ( operator == 2 ){
2024-11-05 17:48:34 +08:00
// error();
2024-10-29 17:32:17 +08:00
} else {
2024-11-05 17:48:34 +08:00
// error();
2024-10-29 17:32:17 +08:00
}
}
#endif
2024-10-29 17:32:17 +08:00
}