ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

smwdt超时后停止计数；一同处理wdt0超时后停止计数

Browse Source
This commit is contained in:
Ruige Lee
2025-09-29 12:20:09 +08:00
parent e4a0c8d30d
commit e86e7797e5
1 changed files with 5 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
src/main/scala/backBoard/shin/MstSlvSwitch.scala
View File

@@ -454,13 +454,13 @@ trait MstSlvSwitchWatchDog{ this: MstSlvSwitchBase =>
val wdtSMCnt = for( _ <- 0 until 16 ) yield { RegInit(0.U(32.W)) }
for( i <- 0 until 8 ){
when( smUnit(i).io.enq ){
when( smUnit(i).io.enq || interface.io.wdtTrigger(2*i+1) ){
isWdtSMEnable(2*i) := false.B
} .elsewhen( ~isWdtSMEnable(2*i) & smUnit(i).io.sram_w.enw & interface.io.cReg.wdtEnable.extract(2*i+1) ){
isWdtSMEnable(2*i) := true.B
}
when( smUnit(i).io.deq ){
when( smUnit(i).io.deq || interface.io.wdtTrigger(2*i+2) ){
isWdtSMEnable(2*i + 1) := false.B
} .elsewhen( ~isWdtSMEnable(2*i + 1) & smUnit(i).io.sram_r.enr & interface.io.cReg.wdtEnable.extract(2*i+2) ){
isWdtSMEnable(2*i + 1) := true.B
@@ -484,8 +484,9 @@ trait MstSlvSwitchWatchDog{ this: MstSlvSwitchBase =>
val wdtRec2RtnCnt = RegInit(0.U(32.W))
when(
(upCDRInAxis.io.axis.fire & upCDRInAxis.io.axis.bits.tlast) |
~interface.io.cReg.wdtEnable.extract(0)
(upCDRInAxis.io.axis.fire & upCDRInAxis.io.axis.bits.tlast) ||
~interface.io.cReg.wdtEnable.extract(0) ||
interface.io.wdtTrigger(0)
){
isWdtRec2RtnEnable := false.B
} .elsewhen( ~isWdtRec2RtnEnable & downCDROut.io.axis.fire & interface.io.cReg.wdtEnable.extract(0) ){