ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

修复CDRIn的异步复位

Browse Source
This commit is contained in:
RuigeLee
2025-09-11 18:56:13 +08:00
parent f42c9044d8
commit 99b9d9a72f
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/backBoard/shin/CDRIn.scala
View File

@@ -24,11 +24,11 @@ class CDRInMultiSample extends Module with RequireAsyncReset{
dontTouch(sampleReg) dontTouch(sampleReg)
for( i <- 0 until clkNum ) { for( i <- 0 until clkNum ) {
sampleReg(i) := withClockAndReset(multiCLK(i).asClock, reset.asBool){ ShiftRegister( io.serDat, 2, false.B, true.B ) } sampleReg(i) := withClockAndReset(multiCLK(i).asClock, reset.asAsyncReset){ ShiftRegister( io.serDat, 2, false.B, true.B ) }
} }
val sampleReg_sync = for( i <- 0 until clkNum ) yield { val sampleReg_sync = for( i <- 0 until clkNum ) yield {
ShiftRegisters(sampleReg(i), 8) ShiftRegisters(sampleReg(i), 8, false.B, true.B)
} }
for( i <- 0 until clkNum; j <- 0 until 8 ){dontTouch(sampleReg_sync(i)(j))} for( i <- 0 until clkNum; j <- 0 until 8 ){dontTouch(sampleReg_sync(i)(j))}