跨时钟域有严重设计缺陷

This commit is contained in:
RuigeLee
2023-07-06 22:11:49 +08:00
parent 78a2f4ba47
commit 9322f63bc5

View File

@@ -655,7 +655,7 @@ val rxethmac = Module(new MacRx)
val WillTransmit_q = ShiftRegister(WillTransmit, 2, false.B, true.B) val WillTransmit_q = ShiftRegister(WillTransmit, 2, false.B, true.B)
Transmitting := ~r_FullD & WillTransmit_q Transmitting := ~r_FullD & WillTransmit_q
RxEnSync := RegEnable(r_RxEn, false.B, ~io.mrxdv_pad_i) RxEnSync := RegEnable( ShiftRegister(r_RxEn, 2), false.B, ~io.mrxdv_pad_i)
} }