ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

在32数据通道下传输正确

Browse Source
This commit is contained in:
RuigeLee
2023-10-20 20:56:44 +08:00
parent f17d405369
commit 69ccc32603
4 changed files with 53 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/Switch/mac/MacTileLinkTx.scala
View File

@@ -112,8 +112,10 @@ class MacTileLinkTx extends Module with RequireAsyncReset{
TxByteCnt := TxByteCnt + 1.U
}
when(io.TxStartFrm_sync & ~TxStartFrm | io.TxUsedData & Flop & TxByteCnt === 3.U &
~LastWord | TxStartFrm & io.TxUsedData & Flop & TxByteCnt === 0.U ){
when(
io.TxStartFrm_sync & ~TxStartFrm |
io.TxUsedData & Flop & TxByteCnt === 3.U & ~LastWord |
TxStartFrm & io.TxUsedData & Flop & TxByteCnt === 0.U ){
ReadTxDataFromFifo_tck := true.B
} .elsewhen(io.ReadTxDataFromFifo_syncb & ~RegNext(io.ReadTxDataFromFifo_syncb, false.B)){
ReadTxDataFromFifo_tck := false.B

2
src/main/scala/Switch/mac/MacTilelink.scala
View File

@@ -144,7 +144,7 @@ abstract class MacTileLinkBase() extends Module{
}
when((TxLength === 0.U) & io.TxUsedData){
when(((TxLength - 4.U) === 0.U) & io.TxUsedData){
TxEndFrm_wb := true.B
} .elsewhen(txRetryPulse | txDonePulse | txAbortPulse){
TxEndFrm_wb := false.B