Files
eb001/tb/sw/src/MstMain.c

88 lines
1.7 KiB
C
Raw Normal View History

#include <stdint.h>
2025-01-15 11:44:30 +08:00
#include "tl2cdr.h"
#include "system_cfg.h"
#include "sysDef.h"
#include "halfLvdsMacSvr.h"
2025-02-10 23:59:35 +08:00
#include "plic.h"
#ifdef __riscv_i
#define USING_POLL_STRATEGY
#endif
//-------------------------------------------------------------------
//internal function
static uint32_t init_plic(void);
static void error() ;
void main()
{
int i;
//初始化plic
init_plic();
//延迟等待从机复位,初始化
for (i = 0; i < 100; i++)
asm volatile("nop");
#ifdef USING_POLL_STRATEGY
//使用查询策略 POLL_STRATEGY 操作 half lvds mac
HLM_poll(WORKMODE_MASTER);
#else
//使用中断策略操作half lvds mac
HLM_work_with_isr(WORKMODE_MASTER);
#endif
while (1);
}
uint32_t init_plic(void)
{
/*初始化plic*/
*plic_enable_0_31 = 1 << CDR_INT_TX0END
//| 1 << CDR_INT_TX1END
//| 1 << CDR_INT_RX0ERROR
| 1 << CDR_INT_RX1ERROR
//| 1 << CDR_INT_RX0START
| 1 << CDR_INT_RX1START
//| 1 << CDR_INT_RX0END
| 1 << CDR_INT_RX1END
2025-02-10 23:59:35 +08:00
//| 1 << CDR_INT_TX0_FIFO_DEQ
//| 1 << CDR_INT_TX1_FIFO_DEQ
//| 1 << CDR_INT_RX0_FIFO_ENQ
2025-02-10 23:59:35 +08:00
//| 1 << CDR_INT_RX1_FIFO_ENQ
;
plic_priority[CDR_INT_TX0END] = 1;
plic_priority[CDR_INT_TX1END] = 1;
plic_priority[CDR_INT_RX0ERROR] = 1;
plic_priority[CDR_INT_RX1ERROR] = 1;
plic_priority[CDR_INT_RX0START] = 1;
plic_priority[CDR_INT_RX1START] = 1;
plic_priority[CDR_INT_RX0END] = 1;
plic_priority[CDR_INT_RX1END] = 1;
plic_priority[CDR_INT_TX0_FIFO_DEQ] = 1;
plic_priority[CDR_INT_TX1_FIFO_DEQ] = 1;
plic_priority[CDR_INT_RX0_FIFO_ENQ] = 1;
plic_priority[CDR_INT_RX1_FIFO_ENQ] = 1;
2025-01-15 17:58:12 +08:00
*plic_threshold_0 = 0;
2025-01-15 15:44:29 +08:00
2024-11-05 11:09:40 +08:00
return 0;
}
void error() {
while(1);
}