ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
41bb316926abfea3d1fc599034476c4d024b243c
eb001/tb/shinTest/gen_sim_cdr_clk.py
Ruige Lee (WSL) 21bc57e9a7 优化信号线命名negedge_sck
2025-10-01 08:41:43 +08:00

1.4 KiB
Executable File
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink