ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
0c60fbfb155d063953c2213eb51d1c70ec8c0fe5
eb001/src/main/scala/mac
History
RuigeLee 0c60fbfb15 未完成清理tx，txready初始化为true
2023-10-13 18:18:02 +08:00
..
AsyncFifo.scala
异步fifo
2023-10-10 16:48:32 +08:00
MAC.scala
未完成清理tx，txready初始化为true
2023-10-13 18:18:02 +08:00
MacBundle.scala
parameter, switch of diff slv bus
2023-07-04 15:40:51 +08:00
MacControl.scala
要求所有tx/rx时钟域异步复位
2023-09-25 14:18:27 +08:00
MacFifo.scala
wishbone test pass
2023-06-29 18:29:54 +08:00
MacRegisters.scala
要求所有tx/rx时钟域异步复位
2023-09-25 14:18:27 +08:00
MacRx.scala
要求所有tx/rx时钟域异步复位
2023-09-25 14:18:27 +08:00
MacSRAM.scala
化简代码
2023-10-08 18:27:49 +08:00
MacStatus.scala
要求所有tx/rx时钟域异步复位
2023-09-25 14:18:27 +08:00
MacTilelink.scala
未完成清理tx，txready初始化为true
2023-10-13 18:18:02 +08:00
MacTileLinkRx.scala
rx数据通道已经拆解
2023-10-12 15:42:49 +08:00
MacTileLinkTx.scala
断言不会发生tx Underrun
2023-10-13 15:21:53 +08:00
MacTx.scala
断言不会发生tx Underrun
2023-10-13 15:21:53 +08:00
MII.scala
io merge
2023-07-04 14:26:24 +08:00
Parameters.scala
remove istilelink parameter
2023-07-11 17:45:32 +08:00
WithMac.scala
dma cache to sys-port
2023-09-20 11:17:30 +08:00