RuigeLee
|
31213302aa
|
尝试流片顶层
|
2023-11-14 17:03:19 +08:00 |
|
RuigeLee
|
b6767e5187
|
dma通路完成，可以承载背靠背负载
|
2023-11-10 15:47:43 +08:00 |
|
RuigeLee
|
a3cc3d1d3d
|
尝试DMA通路，接收好
|
2023-11-09 17:29:33 +08:00 |
|
RuigeLee
|
4285882a7a
|
广播路径很好
|
2023-11-08 16:06:26 +08:00 |
|
RuigeLee
|
c31479f898
|
定向数据流已清
|
2023-11-08 15:41:21 +08:00 |
|
RuigeLee
|
99d3490173
|
编译通过
|
2023-11-07 15:45:31 +08:00 |
|
RuigeLee
|
7d8a4851f9
|
拆分寄存器域，编译有问题
|
2023-11-06 18:56:02 +08:00 |
|
RuigeLee
|
3774d56391
|
remove error
|
2023-11-02 15:25:26 +08:00 |
|
RuigeLee
|
9d08c298de
|
using pingpong buffer
|
2023-11-02 15:16:22 +08:00 |
|
RuigeLee
|
d2e0f567e0
|
调整缓冲区策略，适应高强度调度
|
2023-11-01 16:22:46 +08:00 |
|
RuigeLee
|
5e50dc3148
|
mac dma 抽象成node
|
2023-11-01 14:48:03 +08:00 |
|
RuigeLee
|
7c78948415
|
归一化mac的发送接收buf
|
2023-10-31 17:32:16 +08:00 |
|
RuigeLee
|
eb8420e7f9
|
tx/rx buff接口归一化
|
2023-10-30 17:32:55 +08:00 |
|
RuigeLee
|
beedc98977
|
解耦rx/txlength，txcrc，后面应该整合tilelink模块，统一dma与mac
|
2023-10-27 18:27:58 +08:00 |
|
RuigeLee
|
ada2f25ff3
|
bug清理完成
|
2023-10-26 15:46:21 +08:00 |
|
RuigeLee
|
530e6d9792
|
编译完成，bug:1 tx 最后一个字节读取了两次，2 先tx无法rx
|
2023-10-26 14:59:31 +08:00 |
|
RuigeLee
|
694d3890b0
|
crc cleanup
|
2023-10-26 11:41:29 +08:00 |
|
RuigeLee
|
b1629ad0a9
|
remvoe pad and minFL
|
2023-10-26 11:32:44 +08:00 |
|
RuigeLee
|
a59a0d9687
|
clean maxFL
|
2023-10-25 18:01:04 +08:00 |
|
RuigeLee
|
09ea816005
|
maccontrol remove
|
2023-10-25 17:53:18 +08:00 |
|
RuigeLee
|
7f8536ec82
|
maccontrol remove
|
2023-10-25 17:52:43 +08:00 |
|
RuigeLee
|
1e6f2df9ae
|
clean up
|
2023-10-25 16:04:53 +08:00 |
|
RuigeLee
|
6e25f934b2
|
remove tx toobig
|
2023-10-25 15:34:43 +08:00 |
|
RuigeLee
|
811c540b6b
|
remove tx retry
|
2023-10-25 15:21:43 +08:00 |
|
RuigeLee
|
8fad6fc9cb
|
remove rxabort again
|
2023-10-25 14:33:48 +08:00 |
|
RuigeLee
|
3e4964852e
|
人机交互界面完成
|
2023-10-24 17:42:25 +08:00 |
|
RuigeLee
|
e99ff4789f
|
tx 首尾修正
|
2023-10-24 16:27:30 +08:00 |
|
RuigeLee
|
701ba16491
|
cleanup
|
2023-10-24 15:34:30 +08:00 |
|
RuigeLee
|
86fb086bd2
|
tx 32转8 基本测试通过
|
2023-10-24 14:00:51 +08:00 |
|
RuigeLee
|
54991d8cb5
|
Tx尝试统一接口，失败
|
2023-10-23 23:36:01 +08:00 |
|
RuigeLee
|
faa46be8ef
|
Rx的req resp跨时钟架构
|
2023-10-23 22:58:36 +08:00 |
|
RuigeLee
|
bf66bae475
|
rx 通道基本完成32转8，存在跨时钟域风险
|
2023-10-21 21:08:40 +08:00 |
|
RuigeLee
|
69ccc32603
|
在32数据通道下传输正确
|
2023-10-20 20:56:44 +08:00 |
|
RuigeLee
|
f17d405369
|
Rx DMA 传输正确
|
2023-10-20 15:49:24 +08:00 |
|
RuigeLee
|
0215add0d4
|
rx DMA编译完成
|
2023-10-20 14:42:15 +08:00 |
|
RuigeLee
|
c5f9b4d74f
|
未完成，尝试建立DMA
|
2023-10-19 18:31:26 +08:00 |
|
RuigeLee
|
70922ecb44
|
拓扑修改，编译通过
|
2023-10-19 15:24:26 +08:00 |
|
RuigeLee
|
d77c69aa5a
|
接收数据流解耦初步测试成功
|
2023-10-18 17:11:56 +08:00 |
|
RuigeLee
|
629d9486d1
|
完成编译，准备接入CPU查看信号逻辑
|
2023-10-17 16:38:18 +08:00 |
|
RuigeLee
|
7c71c005f8
|
基本清理完成
|
2023-10-14 12:36:37 +08:00 |
|
RuigeLee
|
0c60fbfb15
|
未完成清理tx，txready初始化为true
|
2023-10-13 18:18:02 +08:00 |
|
RuigeLee
|
ceef60b95c
|
断言不会发生tx Underrun
|
2023-10-13 15:21:53 +08:00 |
|
RuigeLee
|
bb35dffb84
|
未完成tx拆解
|
2023-10-12 18:37:12 +08:00 |
|
RuigeLee
|
af4e95fa47
|
增加rx功能buff，底座
|
2023-10-12 17:04:10 +08:00 |
|
RuigeLee
|
38550d723b
|
rx数据通道已经拆解
|
2023-10-12 15:42:49 +08:00 |
|
RuigeLee
|
774c00a97c
|
未完成，重构rx tilelink，使能仅依赖于pingpong是否准备好
|
2023-10-11 18:48:05 +08:00 |
|
RuigeLee
|
82a6805e05
|
异步fifo
|
2023-10-10 16:48:32 +08:00 |
|
RuigeLee
|
201ab2579b
|
化简代码
|
2023-10-08 18:27:49 +08:00 |
|
RuigeLee
|
31d2d86f01
|
bug:阶跃错误
|
2023-10-08 15:54:40 +08:00 |
|
RuigeLee
|
aec4160431
|
代码清理
|
2023-10-08 15:37:54 +08:00 |
|