RuigeLee
|
629d9486d1
|
完成编译，准备接入CPU查看信号逻辑
|
2023-10-17 16:38:18 +08:00 |
|
RuigeLee
|
0c60fbfb15
|
未完成清理tx，txready初始化为true
|
2023-10-13 18:18:02 +08:00 |
|
RuigeLee
|
ceef60b95c
|
断言不会发生tx Underrun
|
2023-10-13 15:21:53 +08:00 |
|
RuigeLee
|
bb35dffb84
|
未完成tx拆解
|
2023-10-12 18:37:12 +08:00 |
|
RuigeLee
|
38550d723b
|
rx数据通道已经拆解
|
2023-10-12 15:42:49 +08:00 |
|
RuigeLee
|
774c00a97c
|
未完成，重构rx tilelink，使能仅依赖于pingpong是否准备好
|
2023-10-11 18:48:05 +08:00 |
|
RuigeLee
|
201ab2579b
|
化简代码
|
2023-10-08 18:27:49 +08:00 |
|
RuigeLee
|
aec4160431
|
代码清理
|
2023-10-08 15:37:54 +08:00 |
|
RuigeLee
|
a331599ad4
|
bug: 信号同步时钟域错误
|
2023-10-08 15:30:08 +08:00 |
|
RuigeLee
|
92a6f6b5c3
|
move out rx
|
2023-10-08 15:13:35 +08:00 |
|
RuigeLee
|
115f216139
|
moveout tx
|
2023-10-08 11:34:36 +08:00 |
|
RuigeLee
|
25a5c81668
|
bug: 异步复位信号缺失
|
2023-09-26 21:40:47 +08:00 |
|
RuigeLee
|
51c39369c8
|
要求所有tx/rx时钟域异步复位
|
2023-09-25 14:18:27 +08:00 |
|
RuigeLee
|
8a9aa0436c
|
a sign for tx/rx clock merge
|
2023-09-19 18:03:30 +08:00 |
|
RuigeLee
|
4702991e69
|
tx: big-endian to little-endian
|
2023-09-19 17:54:36 +08:00 |
|
RuigeLee
|
0b48e2cd2b
|
compile pass
|
2023-07-20 14:58:59 +08:00 |
|
RuigeLee
|
fa748b7de9
|
Revert "create register node"
This reverts commit e558356a22.
|
2023-07-20 10:35:56 +08:00 |
|
RuigeLee
|
e558356a22
|
create register node
|
2023-07-20 10:01:59 +08:00 |
|
RuigeLee
|
25584bf6f5
|
successfully interger in rocketchip
|
2023-07-13 17:38:01 +08:00 |
|
RuigeLee
|
63be80135c
|
tl to axi in single device
|
2023-07-12 17:24:42 +08:00 |
|
RuigeLee
|
8b2121959e
|
中断节点化
|
2023-07-11 22:02:41 +08:00 |
|
RuigeLee
|
2d720b7c8d
|
remove istilelink parameter
|
2023-07-11 17:45:32 +08:00 |
|
RuigeLee
|
44048ea7d9
|
remove all wishbone
|
2023-07-11 17:38:18 +08:00 |
|
RuigeLee
|
3037d31028
|
move tlsram to chisel
|
2023-07-11 00:00:26 +08:00 |
|
RuigeLee
|
67f93bb464
|
强拆wbmst，删除了burst特性，待功能测试通过后重做
|
2023-07-07 21:43:06 +08:00 |
|
RuigeLee
|
9322f63bc5
|
跨时钟域有严重设计缺陷
|
2023-07-06 22:11:49 +08:00 |
|
RuigeLee
|
5bd8b261bf
|
compile tilelink
|
2023-07-04 17:37:41 +08:00 |
|
RuigeLee
|
01853cecd1
|
parameter, switch of diff slv bus
|
2023-07-04 15:40:51 +08:00 |
|
RuigeLee
|
6efd11322b
|
io merge
|
2023-07-04 14:26:24 +08:00 |
|
RuigeLee
|
fd9bebe897
|
compile and realign pass
|
2023-07-04 10:00:08 +08:00 |
|
RuigeLee
|
0303ca21fb
|
top layer and some bugs fixed
|
2023-07-03 23:51:01 +08:00 |
|
|
|
f431b875f1
|
create files
|
2023-06-18 08:34:44 +00:00 |
|
