ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

暂时屏蔽了fsmc两个诊断宏，便于调试；增加汇编代码，已经看到Tx0作为下行输出的波形了

Browse Source
This commit is contained in:
bacon
2025-02-09 20:08:14 +08:00
parent 6e72db048a
commit fd74e07123
4 changed files with 36 additions and 75 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/backBoard/ebus/FSMC2TileLink.scala
View File

@@ -164,8 +164,8 @@ class FSMC2TileLink(implicit p: Parameters) extends LazyModule{
// val tld = Wire(new DecoupledIO(new TLBundleD(fsmc_edge.bundle))) // val tld = Wire(new DecoupledIO(new TLBundleD(fsmc_edge.bundle)))
val sram = Module(new MirrorSRAMDP()) val sram = Module(new MirrorSRAMDP())
assert( ~(sram.io.enwA & sram.io.enrA) ) //assert( ~(sram.io.enwA & sram.io.enrA) )
assert( ~(sram.io.enwB & sram.io.enrB) ) //assert( ~(sram.io.enwB & sram.io.enrB) )
sram.io.clockA := clock.asBool //system sram.io.clockA := clock.asBool //system
sram.io.clockB := clock.asBool //system sram.io.clockB := clock.asBool //system

2
tb/sw/src/MstMain.c
View File

@@ -117,7 +117,7 @@ void main()
tx_len = 32; tx_len = 32;
for (i = 0; i < tx_len / 4 - 1; i++) for (i = 0; i < tx_len - 1; i++)
{ {
MST_TX_BUF[i] = i; MST_TX_BUF[i] = i;
} }

4
tb/sw/src/mstMainCfg.h
View File

@@ -1,9 +1,9 @@
#ifndef __MSTMAINCFG_H__ #ifndef __MSTMAINCFG_H__
#define __MSTMAINCFG_H__ #define __MSTMAINCFG_H__
#define TX_BUF_NUM 2 #define TX_BUF_NUM 1
#define TX_BUF_MAX_LEN 1024 #define TX_BUF_MAX_LEN 1024
#define RX_BUF_NUM 2 #define RX_BUF_NUM 1
#define RX_BUF_MAX_LEN 1024 #define RX_BUF_MAX_LEN 1024
#endif #endif

101
tb/sw/src/mstSvr.S
View File

@@ -34,6 +34,7 @@ x31, 最大的服务中断号
#define REG_min_isr_num x30 #define REG_min_isr_num x30
#define REG_max_isr_num x31 #define REG_max_isr_num x31
#define REG_4 x23
.globl _prog_start .globl _prog_start
.globl _rv32i_plic_handle .globl _rv32i_plic_handle
@@ -60,71 +61,21 @@ _prog_start:
init_system_func: init_system_func:
mv REG_plic_claim, a1 # plic_claim mv REG_plic_claim, a1 # plic_claim
/*初始化isr_hdl_table，中断表*/
la x16, isr_hdl_table
la x17, isr_tx0_end_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_tx1_end_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_rx0_err_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_rx1_err_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_rx0_start_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_rx1_start_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_rx0_end_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_rx1_end_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_tx0_deq_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_tx1_deq_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_rx0_enq_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, isr_rx1_enq_hdl
addi x16, x16, 4
sw x17, 0(x16)
la x17, _rv32i_plic_handle la x17, _rv32i_plic_handle
mv a0, x17 mv a0, x17
li REG_TL2CDR_BASE, TL2CDR_BASE li REG_TL2CDR_BASE, TL2CDR_BASE
la REG_ISR_ADDR, isr_hdl_table la REG_ISR_ADDR, isr_hdl_table
li REG_min_isr_num, 14 li REG_min_isr_num, 14
li REG_max_isr_num, 25 li REG_max_isr_num, 25
li x23, 4 li REG_4, 4
ret ret
//主站启动发送数据 //主站启动发送数据
//a1, 当前需要发送的数据的地址 //a1, 当前需要发送的数据的地址
//a2, 当前数据发送的长度 //a2, 当前数据发送的长度
//a3, dummy
//a4, dummy
send_data_func: send_data_func:
mv REG_tx_data, a1 mv REG_tx_data, a1
mv REG_tx_data_len, a2 mv REG_tx_data_len, a2
@@ -139,12 +90,11 @@ send_data_func:
sw x17, TX0_WriteTxFifo(REG_TL2CDR_BASE) sw x17, TX0_WriteTxFifo(REG_TL2CDR_BASE)
//*tx0_txFifo = data[0] //*tx0_txFifo = data[0]
lw x17, 0(REG_tx_data) #lw x17, 0(REG_tx_data)
sw x17, TX0_WriteTxFifo(REG_TL2CDR_BASE) #sw x17, TX0_WriteTxFifo(REG_TL2CDR_BASE)
//li x16, 4 #add REG_tx_data, REG_tx_data, REG_4
add REG_tx_data, REG_tx_data, x23 #sub REG_tx_data_len, REG_tx_data_len, REG_4
sub REG_tx_data_len, REG_tx_data_len, x23
li a0, 1 li a0, 1
ret ret
@@ -175,9 +125,13 @@ exit_handle:
mret mret
isr_tx0_end_hdl: isr_tx0_end_hdl:
#li x17, 1
#sw x17, TX0_WriteSoftReset(REG_TL2CDR_BASE)
mret mret
isr_tx1_end_hdl: isr_tx1_end_hdl:
#li x17, 1
#sw x17, TX0_WriteSoftReset(REG_TL2CDR_BASE)
mret mret
isr_rx0_err_hdl: isr_rx0_err_hdl:
@@ -192,7 +146,7 @@ isr_rx0_start_hdl:
isr_rx1_start_hdl: isr_rx1_start_hdl:
lw x22, RX1_ReadRxLen(REG_TL2CDR_BASE) lw x22, RX1_ReadRxLen(REG_TL2CDR_BASE)
sw x22, 0(REG_rx_data) sw x22, 0(REG_rx_data)
add REG_rx_data, REG_rx_data, x23 add REG_rx_data, REG_rx_data, REG_4
mret mret
isr_rx0_end_hdl: isr_rx0_end_hdl:
@@ -202,13 +156,12 @@ isr_rx1_end_hdl:
mret mret
isr_tx0_deq_hdl: isr_tx0_deq_hdl:
bgtz REG_tx_data_len, 1f //if (REG_tx_data_len > 0) beqz REG_tx_data_len, 1f //if (REG_tx_data_len > 0)
lw x17, 0(REG_tx_data) lw x17, 0(REG_tx_data)
sw x17, TX0_WriteTxFifo(REG_TL2CDR_BASE) sw x17, TX0_WriteTxFifo(REG_TL2CDR_BASE)
//li x16, 4 add REG_tx_data, REG_tx_data, REG_4
add REG_tx_data, REG_tx_data, x23 sub REG_tx_data_len, REG_tx_data_len, REG_4
sub REG_tx_data_len, REG_tx_data_len, x23
1: 1:
mret mret
@@ -216,16 +169,24 @@ isr_tx1_deq_hdl:
mret mret
isr_rx0_enq_hdl: isr_rx0_enq_hdl:
lw x17, RX1_ReadRxFifo(REG_TL2CDR_BASE)
sw x17, 0(REG_rx_data)
add REG_rx_data, REG_rx_data, x23
mret mret
isr_rx1_enq_hdl: isr_rx1_enq_hdl:
lw x17, RX1_ReadRxFifo(REG_TL2CDR_BASE)
sw x17, 0(REG_rx_data)
add REG_rx_data, REG_rx_data, REG_4
mret mret
.balign 4
isr_hdl_table: isr_hdl_table:
.space 64 j isr_tx0_end_hdl
j isr_tx1_end_hdl
nop j isr_rx0_err_hdl
j isr_rx1_err_hdl
j isr_rx0_start_hdl
j isr_rx1_start_hdl
j isr_rx0_end_hdl
j isr_rx1_end_hdl
j isr_tx0_deq_hdl
j isr_tx1_deq_hdl
j isr_rx0_enq_hdl
j isr_rx1_enq_hdl