ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

使用rec的清中断复位sendGen模块；当CDRout的axis下溢，状态机回到IDLE

Browse Source
This commit is contained in:
Ruige Lee
2025-07-15 16:30:44 +08:00
parent 7b18543883
commit cea2d01945
2 changed files with 13 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
src/main/scala/backBoard/ebus/CDROut.scala
View File

@@ -45,8 +45,8 @@ class CDROut extends Module{
stateNext := Mux1H(Seq(
(stateCurr === STATE_IDLE) -> ( Mux( io.axis.valid, STATE_PREAMBLE, STATE_IDLE )),
(stateCurr === STATE_PREAMBLE) -> ( Mux( (byteCnt === 7.U) & (bitCnt === 9.U), STATE_PAYLOAD, STATE_PREAMBLE )),
(stateCurr === STATE_PAYLOAD) -> ( Mux( io.axis.fire & io.axis.bits.tlast, STATE_IDLE, STATE_PAYLOAD ) ),
(stateCurr === STATE_PREAMBLE) -> ( Mux( (byteCnt === 7.U) & (bitCnt === 9.U), Mux( io.axis.valid, STATE_PAYLOAD, STATE_IDLE), STATE_PREAMBLE )),
(stateCurr === STATE_PAYLOAD) -> ( Mux( (io.axis.fire & io.axis.bits.tlast) | (~io.axis.valid & io.axis.ready), STATE_IDLE, STATE_PAYLOAD ) ),
))
io.serDat := shiftData.extract(9)
@@ -62,9 +62,12 @@ class CDROut extends Module{
}
when( stateCurr === STATE_IDLE & stateNext === STATE_PREAMBLE){ //PRE
when( stateCurr === STATE_IDLE ){
when( stateNext === STATE_PREAMBLE ){
shiftData := ETH_PRE
} .elsewhen( stateNext === STATE_IDLE ){
shiftData := 0.U
}
} .otherwise{
when( bitCnt =/= 9.U ){
shiftData := shiftData << 1

5
src/main/scala/backBoard/shin/SlaveParser.scala
View File

@@ -1048,7 +1048,12 @@ with SlaveParserProbe{
io.intHWTrig(1) := upRecParser.io.isError
downRecParser.io.resp := io.intHWClr(0)
downSendGen.reset := reset.asBool | io.intHWClr(0)
upRecParser.io.resp := io.intHWClr(1)
upSendGen.reset := reset.asBool | io.intHWClr(1)
}