新主站发送逻辑

src/main/scala/backBoard/ebus/CDROut.scala

@@ -3,15 +3,15 @@ package BACK
 import chisel3._
 import chisel3.util._
 
-class AXIS_Bundle extends Bundle{
-  val tdata = UInt(8.W)
+class AXIS_Bundle(dw: Int) extends Bundle{
+  val tdata = UInt(dw.W)
   val tlast = Bool()
   val tuser = Bool()
 }
 
 //work in 100MHZ
 class CDROutIO extends Bundle{
-  val axis = Flipped(Decoupled(new AXIS_Bundle)) 
+  val axis = Flipped(Decoupled(new AXIS_Bundle(8))) 
   val serDat = Output(Bool())
 }