为多相位模拟增加命令行,增加8b10b切换的测试
This commit is contained in:
8
Makefile
8
Makefile
@@ -41,7 +41,7 @@ shin:
|
||||
sbt "test:runMain test.testShinModule"
|
||||
|
||||
testShin:
|
||||
./tb/shinTest/gen_pkt.py
|
||||
python3 ./tb/shinTest/gen_pkt.py
|
||||
mkdir -p generated/log
|
||||
rm -rf generated/log/*
|
||||
iverilog -Wall \
|
||||
@@ -52,10 +52,10 @@ testShin:
|
||||
-D IVERILOG_COMPILE \
|
||||
./tb/shinTest/ShinTopSpiTb.v
|
||||
vvp -N ./tb/build/shinTest.iverilog -lxt2 -fst || true
|
||||
./tb/shinTest/check_testcase.py
|
||||
python3 ./tb/shinTest/check_testcase.py
|
||||
|
||||
testShinClk:
|
||||
./tb/shinTest/gen_pkt_clk.py
|
||||
python3 ./tb/shinTest/gen_pkt_clk.py --dev1 0 200
|
||||
mkdir -p generated/log
|
||||
rm -rf generated/log/*
|
||||
iverilog -Wall \
|
||||
@@ -66,7 +66,7 @@ testShinClk:
|
||||
-D IVERILOG_COMPILE \
|
||||
./tb/shinTest/ShinTopSpiTb_clk.v
|
||||
vvp -N ./tb/build/shinTest_clk.iverilog -lxt2 -fst || true
|
||||
./tb/shinTest/check_testcase.py
|
||||
python3 ./tb/shinTest/check_testcase.py
|
||||
|
||||
testCDR:
|
||||
iverilog -Wall \
|
||||
|
||||
Reference in New Issue
Block a user