ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

增加注释；增加Makefile脚本，用于生成独立的cpu0~cpu3的仿真日志文件

Browse Source
This commit is contained in:
bacon
2025-02-03 10:10:40 +08:00
parent ab506a0e37
commit 8b7dd6d9ff
2 changed files with 10 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
Makefile
View File

@@ -62,10 +62,13 @@ VSimTop:
# +define+RANDOMIZE_MEM_INIT # +define+RANDOMIZE_MEM_INIT
test: test:
./tb/build/VSimTop -w -l -f ./tb/sw/build/mstTest -./tb/build/VSimTop -w -l -f ./tb/sw/build/mstTest >./tb/sw/build/log.txt 2>&1
@echo "Processing simulation log..."
@cat ./tb/sw/build/log.txt | grep '^\[\ \ 0\]' 1>./tb/sw/build/cpu0_log.txt
@cat ./tb/sw/build/log.txt | grep '^\[\ \ 1\]' 1>./tb/sw/build/cpu1_log.txt
@cat ./tb/sw/build/log.txt | grep '^\[\ \ 2\]' 1>./tb/sw/build/cpu2_log.txt
@cat ./tb/sw/build/log.txt | grep '^\[\ \ 3\]' 1>./tb/sw/build/cpu3_log.txt
@echo "done!"
sw: sw:
rm ./tb/sw/build/* -f rm ./tb/sw/build/* -f

6
tb/sw/src/mstStartup.S
View File

@@ -71,10 +71,10 @@ _prog_start:
#la a4, flag_intRxEnd #la a4, flag_intRxEnd
call mst_svr_code call mst_svr_code
mv t0, a0 mv t0, a0 #这里选择不同的trap_entry服务函数,这个是RV32I的代码
#la t0, trap_entry #la t0, trap_entry #这个是最初版的trap_entry，仅做了RV32E的改造
#la t0, opt_trap_entry #la t0, opt_trap_entry #这个是做了汇编优化的，也做了RV32E的改造
csrw mtvec, t0 csrw mtvec, t0
li t0, 1 << 11 li t0, 1 << 11
csrw mie, t0 csrw mie, t0