主站的代码使用最新的策略进行工作,可以编译,仿真有错误,尚未验证
This commit is contained in:
@@ -1,9 +1,7 @@
|
||||
|
||||
#include <stdint.h>
|
||||
// #include "uart.h"
|
||||
// #include "gpio.h"
|
||||
// #include "timer.h"
|
||||
#include "tl2cdr.h"
|
||||
#include "mstMainCfg.h"
|
||||
#include "sysDef.h"
|
||||
|
||||
volatile uint32_t *plic_priority_3 = (uint32_t*)( 0xc000000U + 0X000004 * 3);
|
||||
volatile uint32_t *plic_priority_4 = (uint32_t*)( 0xc000000U + 0X000004 * 4);
|
||||
@@ -27,53 +25,19 @@ volatile uint32_t *plic_enable_0_31 = (uint32_t*)( 0xc000000U + 0X002000 );
|
||||
volatile uint32_t *plic_threshold_0 = (uint32_t*)( 0xc000000U + 0X200000 );
|
||||
volatile uint32_t *plic_claim = (uint32_t*)( 0xc000000U + 0X200004 );
|
||||
|
||||
|
||||
volatile uint32_t flag_intTxEnd = 0;
|
||||
volatile uint32_t flag_intRxError = 0;
|
||||
volatile uint32_t flag_intRxStart = 0;
|
||||
volatile uint32_t flag_intRxEnd = 0;
|
||||
|
||||
|
||||
void plic_handle(){
|
||||
|
||||
|
||||
// 从 PLIC 中获取中断源 ID
|
||||
uint32_t claim = *plic_claim;
|
||||
|
||||
|
||||
if( claim == CDR_INT_TXEND ){
|
||||
flag_intTxEnd = 1;
|
||||
} else if( claim == CDR_INT_RXERROR ){
|
||||
flag_intRxError = 1;
|
||||
} else if( claim == CDR_INT_RXSTART ){
|
||||
flag_intRxStart = 1;
|
||||
} else if( claim == CDR_INT_RXEND ){
|
||||
flag_intRxEnd = 1;
|
||||
}
|
||||
|
||||
// 通知 PLIC 完成中断处理
|
||||
*plic_claim = claim;
|
||||
return;
|
||||
}
|
||||
uint8_t MST_TX_BUF[TX_BUF_NUM * TX_BUF_MAX_LEN] __attribute__((aligned(32)));
|
||||
uint8_t MST_RX_BUF[RX_BUF_NUM * RX_BUF_MAX_LEN] __attribute__((aligned(32)));
|
||||
|
||||
static inline void error() {
|
||||
while(1);
|
||||
}
|
||||
|
||||
|
||||
// extern volatile uint32_t *cdr_status = (uint32_t*)( TL2CDR_BASE + CDR_ReadStatus ); //read
|
||||
// extern volatile uint32_t *cdr_txLen = (uint32_t*)( TL2CDR_BASE + CDR_WriteTxLen ); //write
|
||||
// extern volatile uint32_t *cdr_txFifo = (uint32_t*)( TL2CDR_BASE + CDR_WriteTxFifo ); //write
|
||||
// extern volatile uint32_t *cdr_direct = (uint32_t*)( TL2CDR_BASE + CDR_WriteTransDir ); //write
|
||||
// extern volatile uint32_t *cdr_softReset = (uint32_t*)( TL2CDR_BASE + CDR_WriteSoftReset ); //write
|
||||
// extern volatile uint32_t *cdr_rxLen = (uint32_t*)( TL2CDR_BASE + CDR_ReadRxLen ); //read
|
||||
// extern volatile uint32_t *cdr_rxFifo = (uint32_t*)( TL2CDR_BASE + CDR_ReadRxFifo ); //read
|
||||
|
||||
//extern const uint8_t mst_svr_code[];
|
||||
//uint32_t (*init_svr_code)(void);
|
||||
|
||||
extern const uint8_t int_svr_code[];
|
||||
uint32_t (*sys_call)(uint32_t no, ...);
|
||||
void main()
|
||||
{
|
||||
#if 0
|
||||
uint32_t readDat;
|
||||
uint32_t operator;
|
||||
uint32_t downRecvLen;
|
||||
@@ -84,59 +48,91 @@ void main()
|
||||
|
||||
uint32_t isLast;
|
||||
|
||||
uint32_t led = 0;
|
||||
uint32_t crc;
|
||||
#endif
|
||||
|
||||
//init_svr_code = (uint32_t (*)(void))mst_svr_code;
|
||||
|
||||
*plic_enable_0_31 = 1 << CDR_INT_TXEND | 1 << CDR_INT_RXERROR | 1 << CDR_INT_RXSTART | 1 << CDR_INT_RXEND;
|
||||
int i;
|
||||
|
||||
|
||||
|
||||
|
||||
/*初始化plic*/
|
||||
*plic_enable_0_31 = 1 << CDR_INT_TX0END
|
||||
//| 1 << CDR_INT_TX1END
|
||||
|
||||
//| 1 << CDR_INT_RX0ERROR
|
||||
| 1 << CDR_INT_RX1ERROR
|
||||
|
||||
//| 1 << CDR_INT_RX0START
|
||||
| 1 << CDR_INT_RX1START
|
||||
|
||||
//| 1 << CDR_INT_RX0END
|
||||
| 1 << CDR_INT_RX1END
|
||||
|
||||
| 1 << CDR_INT_TX0_FIFO_DEQ
|
||||
//| 1 << CDR_INT_TX1_FIFO_DEQ
|
||||
|
||||
//| 1 << CDR_INT_RX0_FIFO_ENQ
|
||||
| 1 << CDR_INT_RX1_FIFO_ENQ
|
||||
;
|
||||
|
||||
*plic_priority_TxEnd = 1;
|
||||
*plic_priority_RxError = 1;
|
||||
*plic_priority_RxStart = 1;
|
||||
*plic_priority_RxEnd = 1;
|
||||
*plic_threshold_0 = 0;
|
||||
|
||||
{//再写一次实现延迟,等从机的复位完成
|
||||
*plic_enable_0_31 = 1 << CDR_INT_TXEND | 1 << CDR_INT_RXERROR | 1 << CDR_INT_RXSTART | 1 << CDR_INT_RXEND;
|
||||
*plic_priority_TxEnd = 1;
|
||||
*plic_priority_RxError = 1;
|
||||
*plic_priority_RxStart = 1;
|
||||
*plic_priority_RxEnd = 1;
|
||||
*plic_threshold_0 = 0;
|
||||
}
|
||||
#if 0
|
||||
//再写一次实现延迟,等从机的复位完成
|
||||
*plic_enable_0_31 = 1 << CDR_INT_TXEND | 1 << CDR_INT_RXERROR | 1 << CDR_INT_RXSTART | 1 << CDR_INT_RXEND;
|
||||
*plic_priority_TxEnd = 1;
|
||||
*plic_priority_RxError = 1;
|
||||
*plic_priority_RxStart = 1;
|
||||
*plic_priority_RxEnd = 1;
|
||||
*plic_threshold_0 = 0;
|
||||
#else
|
||||
//延迟等待从机复位,初始化
|
||||
for (i = 0; i < 100; i++)
|
||||
asm volatile("nop");
|
||||
#endif
|
||||
|
||||
//while (init_svr_code() != 1);
|
||||
|
||||
sys_call = (void *)int_svr_code;
|
||||
|
||||
|
||||
*cdr_softReset = 1; //复位脉冲
|
||||
*cdr_direct = 0;
|
||||
//复位脉冲
|
||||
*tx0_softReset = 1;
|
||||
*tx1_softReset = 1;
|
||||
*rx0_softReset = 1;
|
||||
*rx1_softReset = 1;
|
||||
|
||||
register uint32_t flag;
|
||||
|
||||
// asm volatile ( //timer 2s
|
||||
// "1:\n"
|
||||
// "rdcycle %0\n"
|
||||
// // "srli %0, %0, 12\n"
|
||||
// "srli %0, %0, 27\n"
|
||||
// // "srli %0, %0, 26\n"
|
||||
// "andi %0, %0, 0x1\n"
|
||||
// "beqz %0, 1b\n"
|
||||
// :"+r"(flag)
|
||||
// );
|
||||
//tx0 下行
|
||||
//tx1 上行
|
||||
//rx0 下行
|
||||
//rx1 上行
|
||||
uint32_t tx_len;
|
||||
|
||||
tx_len = 32;
|
||||
|
||||
// if( led ){
|
||||
// *WriteGpio = 0xFFFFFFFF;
|
||||
// led = 0;
|
||||
// } else{
|
||||
// *WriteGpio = 0x0;
|
||||
// led = 1;
|
||||
// }
|
||||
for (i = 0; i < tx_len / 4 - 1; i++)
|
||||
{
|
||||
MST_TX_BUF[i] = i;
|
||||
}
|
||||
|
||||
//发送下行包头
|
||||
*cdr_txLen = 520; //总长520
|
||||
*cdr_txFifo = (512 << 20) |( 0 << 16) | 0x0000; //负载长度512,操作数0, 参数全0
|
||||
*cdr_txFifo = 0x00000000;
|
||||
sys_call(SYS_SET_RECV_INFO, MST_RX_BUF);
|
||||
sys_call(SYS_SEND_DATA, MST_TX_BUF, tx_len);
|
||||
|
||||
|
||||
while (1);
|
||||
|
||||
|
||||
#if 0
|
||||
*cdr_txLen = 520; //总长520
|
||||
*cdr_txFifo = (512 << 20) |( 0 << 16) | 0x0000; //负载长度512,操作数0, 参数全0
|
||||
*cdr_txFifo = 0x00000000;
|
||||
|
||||
for( uint32_t i = 0; i < 512/4 - 1; i ++ ){
|
||||
*cdr_txFifo = 0x00000000;
|
||||
@@ -236,6 +232,6 @@ void main()
|
||||
flag_intRxEnd = 0;
|
||||
|
||||
totNum = (upRecvLen >> 3);
|
||||
|
||||
#endif
|
||||
|
||||
}
|
||||
Reference in New Issue
Block a user