ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

削减代码，貌似解决了1个节点下的RX、TX发送连续的问题

Browse Source
This commit is contained in:
bacon
2025-02-11 15:22:57 +08:00
parent ecff635e83
commit 2b4782ff4f
3 changed files with 22 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
tb/sw/src/halfLvdsMacSvr.c
View File

@@ -130,8 +130,6 @@ uint32_t HLM_poll(uint32_t mode)
if (rx_pkt_len <= (rx_index * 4))
{
rx_start = 0;
*rx0_softReset = 1;
*tx1_softReset = 1;
}
}
@@ -165,7 +163,7 @@ uint32_t HLM_poll(uint32_t mode)
{
//status = *HLM_status;
if (rx_start) // && (status & HLM_RX0_VALID))
if (rx_start)// && (status & HLM_RX0_VALID))
{
uint32_t data;
data = *rx0_rxFifo;
@@ -180,6 +178,19 @@ uint32_t HLM_poll(uint32_t mode)
if (rx_pkt_len <= (rx_index * 4))
{
rx_start = 0;
#if 0
*plic_enable_0_31 = 1 << CDR_INT_TX0END
| 1 << CDR_INT_TX1END
| 1 << CDR_INT_RX0ERROR
| 1 << CDR_INT_RX1ERROR
| 1 << CDR_INT_RX0START
| 1 << CDR_INT_RX1START
| 1 << CDR_INT_RX0END
| 1 << CDR_INT_RX1END;
#endif
}
}
@@ -188,8 +199,9 @@ uint32_t HLM_poll(uint32_t mode)
{
isr_flag[CDR_INT_RX0START] = 0;
rx_start = 1;
//*plic_enable_0_31 = 0;
}
#if 0
//rx1 上行
if (isr_flag[CDR_INT_RX1START])
{
@@ -207,6 +219,7 @@ uint32_t HLM_poll(uint32_t mode)
isr_flag[CDR_INT_RX1END] = 0;
//break;
}
#endif
}
}
else