开放第15页2~9地址
This commit is contained in:
@@ -135,13 +135,5 @@ with BackBoardSlvIn16{
|
||||
upReg(5) := digitalFilter(1)
|
||||
}
|
||||
|
||||
page15reg2 := 0.U
|
||||
page15reg3 := 2.U
|
||||
page15reg4 := 2.U
|
||||
page15reg5 := 0.U
|
||||
page15reg6 := 0.U
|
||||
page15reg7 := 0.U
|
||||
page15reg8 := 0.U
|
||||
page15reg9 := 0.U
|
||||
}
|
||||
|
||||
|
||||
@@ -59,20 +59,6 @@ with BackBoardSlvOut16{
|
||||
|
||||
}
|
||||
|
||||
|
||||
|
||||
page15reg2 := 6.U
|
||||
page15reg3 := 0.U
|
||||
page15reg4 := 4.U
|
||||
page15reg5 := 2.U
|
||||
page15reg6 := 0.U
|
||||
page15reg7 := 0.U
|
||||
page15reg8 := 0.U
|
||||
page15reg9 := 0.U
|
||||
|
||||
|
||||
|
||||
|
||||
out := outPin
|
||||
|
||||
}
|
||||
|
||||
@@ -4,6 +4,15 @@ import chisel3._
|
||||
import chisel3.util._
|
||||
|
||||
class ManualParamBundle extends Bundle{
|
||||
val data2 = UInt(8.W)
|
||||
val data3 = UInt(8.W)
|
||||
val data4 = UInt(8.W)
|
||||
val data5 = UInt(8.W)
|
||||
val data6 = UInt(8.W)
|
||||
val data7 = UInt(8.W)
|
||||
val data8 = UInt(8.W)
|
||||
val data9 = UInt(8.W)
|
||||
|
||||
val vendorID = UInt( 16.W )
|
||||
val moduleID = UInt( 16.W )
|
||||
val hwVersion = UInt( 16.W )
|
||||
@@ -28,30 +37,18 @@ abstract class BackBoardSlvLocal extends BackBoardSlvBase with BackBoardSlvDown
|
||||
RegEnable( downRegTemp(1).extract(5+i), false.B, isCrcPass )
|
||||
}
|
||||
|
||||
|
||||
val page15reg2 = WireDefault(0.U(8.W))
|
||||
val page15reg3 = WireDefault(0.U(8.W))
|
||||
val page15reg4 = WireDefault(0.U(8.W))
|
||||
val page15reg5 = WireDefault(0.U(8.W))
|
||||
val page15reg6 = WireDefault(0.U(8.W))
|
||||
val page15reg7 = WireDefault(0.U(8.W))
|
||||
val page15reg8 = WireDefault(0.U(8.W))
|
||||
val page15reg9 = WireDefault(0.U(8.W))
|
||||
|
||||
upReg(0) := Cat( statusPR.extract(0), statusRF, statusP, 0.U(1.W), statusPage )
|
||||
upReg(1) := Cat( customData(2), customData(1), customData(0), statusNone, statusSync, statusLE, statusER, statusPR.extract(1) )
|
||||
|
||||
when( statusPage === 15.U ){
|
||||
upReg(2) := page15reg2
|
||||
upReg(3) := page15reg3
|
||||
|
||||
upReg(4) := page15reg4
|
||||
upReg(5) := page15reg5
|
||||
|
||||
upReg(6) := page15reg6
|
||||
upReg(7) := page15reg7
|
||||
upReg(8) := page15reg8
|
||||
upReg(9) := page15reg9
|
||||
upReg(2) := param.data2
|
||||
upReg(3) := param.data3
|
||||
upReg(4) := param.data4
|
||||
upReg(5) := param.data5
|
||||
upReg(6) := param.data6
|
||||
upReg(7) := param.data7
|
||||
upReg(8) := param.data8
|
||||
upReg(9) := param.data9
|
||||
|
||||
|
||||
upReg(10) := param.vendorID(7,0)
|
||||
|
||||
Reference in New Issue
Block a user