ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

CDR基本测试通过

Browse Source
This commit is contained in:
RuigeLee
2024-09-19 15:23:38 +08:00
parent 57c81d5cac
commit 1368e9037d
5 changed files with 161 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/test/scala/gcd/test.scala
View File

@@ -38,11 +38,11 @@ object testModule extends App {
))
(new chisel3.stage.ChiselStage).execute( Array("--target-dir", "generated/cdr/", "-E", "verilog" ) ++ args, Seq(
(new chisel3.stage.ChiselStage).execute( Array("--target-dir", "generated/cdr/", "-e", "verilog" ) ++ args, Seq(
ChiselGeneratorAnnotation(() => { new CDROut })
))
(new chisel3.stage.ChiselStage).execute( Array("--target-dir", "generated/cdr/", "-E", "verilog" ) ++ args, Seq(
(new chisel3.stage.ChiselStage).execute( Array("--target-dir", "generated/cdr/", "-e", "verilog" ) ++ args, Seq(
ChiselGeneratorAnnotation(() => { new CDRIn })
))