ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

定时器修正，led修正

Browse Source
This commit is contained in:
RuigeLee
2024-04-08 17:11:37 +08:00
parent 5118846ef8
commit 0fb012a5e9
1 changed files with 16 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

26
src/main/scala/backBoard/LocalRegisters.scala
View File

@@ -69,22 +69,28 @@ abstract class BackBoardSlvLocal extends BackBoardSlvBase with BackBoardSlvDown
}
trait BackBoardSlvStatusLed { this: BackBoardSlvLocal =>
val flashCounter = RegInit( 0.U( 17.W ) )
val flashCounter = RegInit( 0.U( 16.W ) )
val flash2HZ = Reg(Bool())
val flash1HZ = Reg(Bool())
when( us10Trigger ){
when( flashCounter >= 100000.U ){
when( flashCounter >= 50000.U ){
flashCounter := 0.U
flash2HZ := ~flash2HZ
when( flash2HZ ){
flash1HZ := ~flash1HZ
}
} .otherwise{
flashCounter := flashCounter + 1.U
}
}
val flash1HZ = flashCounter.extract(16)
val flash2HZ = flashCounter.extract(15)
val LED_PR = IO(Output( Bool() ))
LED_PR := Mux1H(Seq(
LED_PR := ~Mux1H(Seq(
( statusLed === "b00".U ) -> flash2HZ,
( statusLed === "b01".U ) -> flash1HZ,
( statusLed === "b10".U ) -> true.B,
@@ -112,15 +118,15 @@ trait BackBoardSlvIn { this: BackBoardSlvLocal =>
val in = IO(Input(UInt((8*gp).W)))
val flitCnt = RegInit(MixedVecInit(Seq( 0.U(1.W), 0.U(5.W), 0.U(1.W), 0.U(1.W), 0.U(1.W), 0.U(1.W), 0.U(1.W), 0.U(1.W), 0.U(1.W)) ))
val flitCnt = RegInit(MixedVecInit(Seq( 0.U(1.W), 0.U(1.W), 0.U(1.W), 0.U(1.W), 0.U(1.W), 0.U(1.W), 0.U(1.W), 0.U(1.W), 0.U(1.W)) ))
val flitTrigger = Wire(Vec(9, Bool()))
flitTrigger(0) := true.B
flitTrigger(1) := flitCnt(1) === 24.U
when( ~RegNext(us10Trigger) & us10Trigger ){
flitCnt(1) := Mux( flitCnt(1) >= 24.U, 0.U, flitCnt(1) + 1.U )
}
flitTrigger(1) := us10Trigger
// when( ~RegNext(us10Trigger) & us10Trigger ){
// flitCnt(1) := Mux( flitCnt(1) >= 24.U, 0.U, flitCnt(1) + 1.U )
// }
flitTrigger(2) := flitCnt(2) === 1.U
when( ~RegNext(flitTrigger(1)) & flitTrigger(1) ){