This website requires JavaScript.
Explore
Help
Sign In
ruige
/
eb001
Watch
1
Star
0
Fork
0
You've already forked eb001
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
92c311ca166721e18a6d8094fc8f4b35549f1222
eb001
/
tb
/
verilator
History
bacon
33184f448f
在指导下,修改了仿真程序clock的占空比,仿真成功
2025-02-05 11:10:45 +08:00
..
plusarg_reader.v
写完软件需要加gpio
2025-01-16 16:34:48 +08:00
sim_main.cpp
在指导下,修改了仿真程序clock的占空比,仿真成功
2025-02-05 11:10:45 +08:00
SimTop.v
pwm默认触发中断,暂时删除pwm例化,软件中断号用宏定义
2025-01-27 22:25:39 +08:00