Ruige
|
ba04725e72
|
Revert "尝试跨时钟域QSPI，失败"
This reverts commit 5ccf101648.
|
2025-09-09 17:50:22 +08:00 |
|
RuigeLee
|
5ccf101648
|
尝试跨时钟域QSPI，失败
|
2025-09-09 17:48:52 +08:00 |
|
RuigeLee
|
22cc6ef0b8
|
微调spi访存时间点，提高理论极限频率
|
2025-09-09 16:10:19 +08:00 |
|
RuigeLee
|
a6a546a0f9
|
完成对4b5b，8b10b的覆盖测试
|
2025-09-08 21:49:56 +08:00 |
|
RuigeLee
|
561f394b16
|
sReg.isLVDSWriteAble 锁定lvds写入syncPoint和synccfg
|
2025-09-08 17:48:08 +08:00 |
|
RuigeLee
|
1d5a257b58
|
Merge branch 'mp_eb_dev' into feature/syncSpi
# Conflicts:
# src/main/scala/backBoard/shin/SpiInterface.scala
|
2025-09-08 17:07:10 +08:00 |
|
RuigeLee
|
c3c3a25e77
|
修复spicmd没有在每次传输前后复位地问题，或许将导致三态门状态错误
|
2025-09-08 17:02:43 +08:00 |
|
RuigeLee
|
777ca7319b
|
修复合并过程中位宽错误
|
2025-09-07 22:35:32 +08:00 |
|
RuigeLee
|
4a21e4b2ba
|
修复接线错误
|
2025-09-06 23:02:10 +08:00 |
|
RuigeLee
|
ff7aba38ad
|
拆分CDRIn为采样部分和axis部分；调整层次结构，仅将cdrInSample放在顶层；放置3组CDRInSample，使用寄存器选择
|
2025-09-06 11:07:41 +08:00 |
|
RuigeLee
|
ac118289b2
|
修复语法错误
|
2025-09-05 19:30:35 +08:00 |
|
RuigeLee
|
4bc5e2927e
|
修改key策略
|
2025-09-05 17:15:04 +08:00 |
|
RuigeLee
|
d5523eaa46
|
Merge branch 'feature/clk3_shift_allow' into mp_eb_dev
# Conflicts:
# src/main/scala/backBoard/ebus/CDRIn.scala
# tb/shinTest/ShinTopSpiTb.v
# tb/shinTest/gen_pkt.py
# tb/shinTest/testcase/base.py
# tb/shinTest/testcase/environment.py
|
2025-09-05 16:01:52 +08:00 |
|
RuigeLee
|
7ec88aa3a7
|
Merge branch 'feature/8b10b' into mp_eb_dev
|
2025-09-05 15:43:02 +08:00 |
|
RuigeLee
|
7b3b4c010d
|
8B10B正负相写反
|
2025-09-05 15:39:17 +08:00 |
|
RuigeLee
|
e9bc1d1e18
|
cdrin的preamble连续监控10个cycle
|
2025-09-05 15:09:52 +08:00 |
|
RuigeLee
|
adb1d9c1c8
|
4b5b 8b10b接线完成
|
2025-09-05 12:55:32 +08:00 |
|
RuigeLee
|
26344d60cd
|
写完编解码模块
|
2025-09-05 11:11:01 +08:00 |
|
RuigeLee
|
b1825607ab
|
修复中断丢脉冲问题，但每次脉冲宽度比设置多一拍
|
2025-09-05 09:58:43 +08:00 |
|
RuigeLee
|
f609945a6a
|
8b10b编码完成
|
2025-09-05 09:35:29 +08:00 |
|
RuigeLee
|
8a29acf4b8
|
require是多余约束
|
2025-09-04 16:40:07 +08:00 |
|
RuigeLee
|
4dd1841921
|
cPtr需要同步复位
|
2025-09-04 16:33:24 +08:00 |
|
RuigeLee
|
0b7bd505ba
|
b5b6编码表
|
2025-09-04 16:25:54 +08:00 |
|
Ruige Lee
|
6c56499f82
|
主站发送的应该是加了offset的timestamp（reco）；softreset应该同步后输入异步口
|
2025-09-03 19:08:48 +08:00 |
|
RuigeLee
|
cfed03b609
|
增加主站offset寄存器用于多个主站校准时间
|
2025-09-03 19:08:48 +08:00 |
|
RuigeLee
|
77da3d0507
|
同步校准+spi lvds写入确认
|
2025-09-03 19:08:48 +08:00 |
|
RuigeLee
|
1739cdb2a7
|
删除localpoint和localperoid和中断2
|
2025-09-03 19:08:48 +08:00 |
|
RuigeLee
|
6cf1e21774
|
SM除错使用commit指针策略，需要测试覆盖1）一个包中同时写入操作0~4个sm的1~4个元素后出错，是否对后续SM操作发生影响，2）尝试在SM空时读，尝试在SM满时写，是否会对后续提交操作产生影响 3）寄存器0x538记录的时间不会区分是否是错误包4）在前述多次复杂操作后寄存器0x301的计数是否正常 5）从spi侧写入是否正常 6）主站写入的包错误将不会判断
|
2025-09-03 18:04:10 +08:00 |
|
RuigeLee
|
32b73b8c93
|
lvds读取锁，暂时只锁了ebmmu，sync相关寄存器需要等分支合并
|
2025-09-03 16:26:58 +08:00 |
|
RuigeLee
|
cbd52792a5
|
所有寄存器均复位
|
2025-09-02 16:22:27 +08:00 |
|
Ruige Lee
|
a21d6eaf54
|
确认波形
|
2025-09-02 11:10:05 +08:00 |
|
Ruige Lee
|
60eec33b2d
|
上下行交换特性
|
2025-08-29 15:37:29 +08:00 |
|
Ruige Lee
|
51d29f1dd7
|
Merge branch 'mp_eb_dev' into feature/dwupEx
|
2025-08-29 11:12:53 +08:00 |
|
Ruige Lee
|
955fda6d05
|
spi优化
|
2025-08-28 18:00:20 +08:00 |
|
Ruige Lee
|
55ea876488
|
同上
|
2025-08-28 16:10:57 +08:00 |
|
Ruige Lee
|
659ab14fab
|
修改同步点调整逻辑
|
2025-08-28 15:53:17 +08:00 |
|
Ruige Lee
|
4b88e4937d
|
改时序
|
2025-08-28 15:51:17 +08:00 |
|
Ruige Lee
|
9bb59c350a
|
Revert "Revert "改命令""
This reverts commit a0320e1993.
|
2025-08-28 13:08:50 +08:00 |
|
Ruige Lee
|
a0320e1993
|
Revert "改命令"
This reverts commit ea7ef3c9f9.
|
2025-08-28 13:05:37 +08:00 |
|
Ruige Lee
|
ea7ef3c9f9
|
改命令
|
2025-08-28 13:05:17 +08:00 |
|
Ruige Lee
|
d4c793bf0b
|
修正同步宽度不能spi修改的问题
|
2025-08-28 11:07:57 +08:00 |
|
Ruige Lee
|
985407a8a4
|
新spi设计
|
2025-08-28 11:03:33 +08:00 |
|
Ruige Lee
|
f5336f1dc5
|
硬件错误中断捕捉边缘
|
2025-08-28 10:28:59 +08:00 |
|
Ruige Lee
|
706b9f17e5
|
FPGA测试通过
|
2025-08-27 17:06:31 +08:00 |
|
Ruige Lee
|
e44373ab83
|
校准时间
|
2025-08-27 16:31:17 +08:00 |
|
Ruige Lee
|
58ad17ce79
|
修复
|
2025-08-27 16:27:00 +08:00 |
|
Ruige Lee
|
a09ccef57f
|
缩短主从同步时间差
|
2025-08-27 16:05:20 +08:00 |
|
Ruige Lee
|
9773752cc8
|
上下行交换特性
|
2025-08-27 15:55:09 +08:00 |
|
Ruige Lee
|
fa3ba57f32
|
spi写pll寄存器信号拉到顶层
|
2025-08-27 15:20:43 +08:00 |
|
Ruige Lee
|
bdabf08108
|
Merge branch 'mp_eb_dev' into feature/clk3_shift_allow
# Conflicts:
# src/main/scala/backBoard/ebus/CDRIn.scala
|
2025-08-27 14:59:39 +08:00 |
|