ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

成功加载软件

Browse Source
This commit is contained in:
Ruige Lee (WSL)
2025-01-11 14:50:27 +08:00
parent 05162537b6
commit fef7acb54a
3 changed files with 45 additions and 58 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
Makefile
View File

@@ -53,13 +53,14 @@ VSimTop:
test:
./tb/build/VSimTop -w -l -f ./tb/sw/build/test
./tb/build/VSimTop -w -l -f ./tb/sw/build/mstTest
sw:
rm ./tb/sw/build/* -f
mkdir -p ./tb/sw/build/
riscv64-unknown-elf-gcc -Os -ggdb -march=rv32i -mabi=ilp32 -Wall -mcmodel=medany -mexplicit-relocs -mcmodel=medany -mexplicit-relocs \
-I ./tb/sw/ -I ./tb/sw/src \

92
tb/verilator/SimTop.v
View File

@@ -2,23 +2,6 @@
/*
Copyright (c) 2020 - 2023 Wuhan University of Technology <295054118@whut.edu.cn>
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
@@ -147,13 +130,13 @@ ExampleRocketSystem s_rocket(
reg [1023:0] firmware_file;
initial begin
if ($value$plusargs("%s", firmware_file)) begin
$display("%s", firmware_file);
$readmemh(firmware_file, s_rocket.ram.Mem_SRAM.Mem_SRAM_ext.ram);
end
end
// reg [1023:0] firmware_file;
// initial begin
// if ($value$plusargs("%s", firmware_file)) begin
// $display("%s", firmware_file);
// $readmemh(firmware_file, s_rocket.ram.Mem_SRAM.Mem_SRAM_ext.ram);
// end
// end
@@ -167,44 +150,47 @@ ExampleRocketSystem s_rocket(
// string testName;
string testName;
// `define MEM s_axi_full_slv_sram.i_sram.ram
// reg [7:0] mem [0:200000];
`define MEM s_rocket.ram.Mem_SRAM.Mem_SRAM_ext.ram
reg [7:0] mem [0:200000];
// localparam DP = 2**18;
// integer i, by;
// initial begin
localparam DP = 8192;
integer i;
initial begin
// #20
#20
// if ( $value$plusargs("%s",testName) ) begin
// $display("%s",testName);
// $readmemh(testName, mem);
// end
// else begin
// $display("%s",testName);
// $error("Failed to read Files!");
// end
if ( $value$plusargs("%s",testName) ) begin
$display("%s",testName);
$readmemh(testName, mem);
end
else begin
$display("%s",testName);
$error("Failed to read Files!");
end
// for ( i = 0; i < DP; i = i + 1 ) begin
// for ( by = 0; by < 4; by = by + 1 ) begin
// if ( | mem[i*4+by] ) begin
// `MEM[i][8*by +: 8] = mem[i*4+by];
// end
// else begin
// `MEM[i][8*by +: 8] = 8'h0;
// end
// end
// end
for ( i = 0; i < DP; i = i + 1 ) begin
if ( mem[i*4+0] || mem[i*4+1] || mem[i*4+2] || mem[i*4+3] ) begin
`MEM[i] = {mem[i*4+3], mem[i*4+2], mem[i*4+1], mem[i*4+0]};
$display("%x",`MEM[i]);
end
else begin
`MEM[i][7:0] = 8'h0;
`MEM[i][15:8] = 8'h0;
`MEM[i][23:16] = 8'h0;
`MEM[i][31:24] = 8'h0;
end
end
end
// end
wire [31:0] test1 = `MEM[0];
wire [31:0] test2 = `MEM[1];
wire [31:0] test3 = `MEM[2];
wire [31:0] test4 = `MEM[3];

6
tb/verilator/sim_main.cpp
View File

@@ -102,7 +102,7 @@ int main(int argc, char **argv, char **env) {
char * temp[2];
char cmd[64] = "+";
strcat(cmd, img);
// strcat(cmd, ".hex");
strcat(cmd, ".verilog");
temp[0] = "Verilated";
temp[1] = cmd;
char **argv_temp = temp;
@@ -118,7 +118,7 @@ int main(int argc, char **argv, char **env) {
Verilated::traceEverOn(true);
top->trace(tfp, 99); // Trace 99 levels of hierarchy
tfp->open("./build/wave.fst");
tfp->open("./tb/build/wave.fst");
}
#endif
@@ -140,7 +140,7 @@ int main(int argc, char **argv, char **env) {
#endif
if ( flag_limitEnable ) {
if ( main_cycle > 300000 ){
if ( main_cycle > 3000 ){
std::cout << "Timeout!!!!!" << std::endl;
sim_exit();
return -1;