ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

成功加载软件

Browse Source
This commit is contained in:
Ruige Lee (WSL)
2025-01-11 14:50:27 +08:00
parent 05162537b6
commit fef7acb54a
3 changed files with 45 additions and 58 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
tb/verilator/sim_main.cpp
View File

@@ -102,7 +102,7 @@ int main(int argc, char **argv, char **env) {
char * temp[2];
char cmd[64] = "+";
strcat(cmd, img);
// strcat(cmd, ".hex");
strcat(cmd, ".verilog");
temp[0] = "Verilated";
temp[1] = cmd;
char **argv_temp = temp;
@@ -118,7 +118,7 @@ int main(int argc, char **argv, char **env) {
Verilated::traceEverOn(true);
top->trace(tfp, 99); // Trace 99 levels of hierarchy
tfp->open("./build/wave.fst");
tfp->open("./tb/build/wave.fst");
}
#endif
@@ -140,7 +140,7 @@ int main(int argc, char **argv, char **env) {
#endif
if ( flag_limitEnable ) {
if ( main_cycle > 300000 ){
if ( main_cycle > 3000 ){
std::cout << "Timeout!!!!!" << std::endl;
sim_exit();
return -1;