暂时改回4倍采样以实现FPGA逻辑
This commit is contained in:
@@ -146,7 +146,7 @@ initial begin
|
||||
end
|
||||
|
||||
initial begin
|
||||
forever begin #10 clk8x <= ~clk8x; end
|
||||
forever begin #20 clk8x <= ~clk8x; end
|
||||
end
|
||||
|
||||
initial begin
|
||||
|
||||
Reference in New Issue
Block a user