ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

临时调试修改，需要revert

Browse Source
This commit is contained in:
RuigeLee
2023-12-07 11:10:43 +08:00
parent 1f898a7173
commit afd21f6913
3 changed files with 156 additions and 100 deletions
Download Patch File Download Diff File Expand all files Collapse all files

44
src/main/verilog/backBoardMstTop.v
View File

@@ -11,14 +11,21 @@ module master_top(
output lvds_down_dout_p,
output lvds_down_dout_n,
output cdrErr ,
output crcErr ,
output linkErr,
output testDone,
output testFail
input [9:0] io_FSMC_addr,
input [15:0] io_FSMC_dataIn,
output [15:0] io_FSMC_dataOut,
output io_FSMC_dataOEn,
input io_FSMC_cen,
input io_FSMC_oen,
input io_FSMC_wen
// input [9:0] io_FSMC_addr,
// input [15:0] io_FSMC_dataIn,
// output [15:0] io_FSMC_dataOut,
// output io_FSMC_dataOEn,
// input io_FSMC_cen,
// input io_FSMC_oen,
// input io_FSMC_wen
);
@@ -122,13 +129,13 @@ CLKDIV Inst5_CLKDIVC(
BackBoardMst i_BackBoardMst(
.io_FSMC_addr(io_FSMC_addr),
.io_FSMC_dataIn(io_FSMC_dataIn),
.io_FSMC_dataOut(io_FSMC_dataOut),
.io_FSMC_dataOEn(io_FSMC_dataOEn),
.io_FSMC_cen(io_FSMC_cen),
.io_FSMC_oen(io_FSMC_oen),
.io_FSMC_wen(io_FSMC_wen),
// .io_FSMC_addr(io_FSMC_addr),
// .io_FSMC_dataIn(io_FSMC_dataIn),
// .io_FSMC_dataOut(io_FSMC_dataOut),
// .io_FSMC_dataOEn(io_FSMC_dataOEn),
// .io_FSMC_cen(io_FSMC_cen),
// .io_FSMC_oen(io_FSMC_oen),
// .io_FSMC_wen(io_FSMC_wen),
.reset(~rst_n),
.clock(clk_10m_a),
@@ -139,7 +146,14 @@ BackBoardMst i_BackBoardMst(
.io_ides_fclk(clk_400m_a),
.io_lvds_down_dout(lvds_down_dout),
.io_lvds_up_din(lvds_up_din)
.io_lvds_up_din(lvds_up_din),
.io_cdrErr (cdrErr),
.io_crcErr (crcErr),
.io_linkErr(linkErr),
.io_testDone(testDone),
.io_testFail(testFail)
);