over sample in spi
This commit is contained in:
@@ -28,12 +28,11 @@ class BackPlaneMstTest extends RawModule{
|
||||
// dut.io.CS := io.CS
|
||||
// io.MISO := dut.io.MISO
|
||||
// dut.io.MOSI := io.MOSI
|
||||
dut.io.SCK := ~io.SCK
|
||||
dut.io.SCK := io.SCK
|
||||
|
||||
dut.io.clk4 := io.clk4
|
||||
io.interrupt := dut.io.interrupt
|
||||
|
||||
dut.io.reset := io.reset
|
||||
|
||||
io.req.ready := true.B
|
||||
val reqDat = RegInit(false.B); dut.io.downStreamReqDat := reqDat
|
||||
|
||||
Reference in New Issue
Block a user