ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

无法初始化sram

Browse Source
This commit is contained in:
RuigeLee
2025-01-15 15:44:29 +08:00
parent 074321ae58
commit 8236d45154
7 changed files with 218 additions and 75 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
tb/verilator/sim_main.cpp
View File

@@ -99,14 +99,14 @@ int main(int argc, char **argv, char **env) {
return -1;
}
char * temp[2];
char cmd[64] = "+";
strcat(cmd, img);
strcat(cmd, ".verilog");
temp[0] = "Verilated";
temp[1] = cmd;
char **argv_temp = temp;
Verilated::commandArgs(2, argv_temp);
// char * temp[2];
// char cmd[64] = "+";
// strcat(cmd, img);
// strcat(cmd, ".verilog");
// temp[0] = "Verilated";
// temp[1] = cmd;
// char **argv_temp = temp;
// Verilated::commandArgs(2, argv_temp);