master的 req延迟一拍,使得0x20寄存器可以修改的同时发起请求
This commit is contained in:
@@ -813,7 +813,7 @@ with InterfaceSystem
|
||||
io.txReq.bits.txSM := mReg.txSM
|
||||
io.txReq.bits.rxSM := mReg.rxSM
|
||||
// io.txReq.bits.txLength := //mReg.txLength
|
||||
io.txReq.valid := isEnW & addrw === "h20".U & dataw.extract(0) === "b1".U //& mReg.txLength =/= 0.U
|
||||
io.txReq.valid := RegNext(isEnW & addrw === "h20".U & dataw.extract(0) === "b1".U, false.B) //& mReg.txLength =/= 0.U
|
||||
|
||||
|
||||
|
||||
|
||||
Reference in New Issue
Block a user