ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Revert "16相位改8相位"

Browse Source 
This reverts commit 2da45138db.
This commit is contained in:
Ruige Lee
2025-08-15 10:45:44 +08:00
parent 2da45138db
commit 62684bd665
2 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
src/main/scala/backBoard/ebus/CDRIn.scala
View File

@@ -70,21 +70,21 @@ trait CDRInMultiSample{ this: CDRInBase =>
//multiCLK 需要按照滞后相位接线，即0为最先到达，1次先 //multiCLK 需要按照滞后相位接线，即0为最先到达，1次先
val multiCLK = IO(Input(Vec(8, Bool()))) val multiCLK = IO(Input(Vec(16, Bool())))
val sampleReg = Wire(Vec(11, Bool())) val sampleReg = Wire(Vec(23, Bool()))
for( i <- 0 until 8 ) { for( i <- 0 until 16 ) {
sampleReg(i) := withClockAndReset(multiCLK(i).asClock, reset.asBool){ ShiftRegister( io.serDat, 2 ) } sampleReg(i) := withClockAndReset(multiCLK(i).asClock, reset.asBool){ ShiftRegister( io.serDat, 2 ) }
} }
for( i <- 8 until 11 ){ for( i <- 16 until 23 ){
sampleReg(i) := withClockAndReset(multiCLK(i-4+1).asClock, reset.asBool){ RegNext(sampleReg(i-4+1))} sampleReg(i) := withClockAndReset(multiCLK(i-8+1).asClock, reset.asBool){ RegNext(sampleReg(i-8+1))}
} }
val asyncSerDat = PopCount(sampleReg) >= 6.U val asyncSerDat = PopCount(sampleReg) >= 12.U
// sampleReg.count( (x: Bool) => (x === true.B) ) >= 12.U // sampleReg.count( (x: Bool) => (x === true.B) ) >= 12.U

2
src/main/scala/backBoard/shin/ShinTop.scala
View File

@@ -11,7 +11,7 @@ class ShinTopIO extends Bundle{
val uDatIn = Input(Bool()) val uDatIn = Input(Bool())
val uDatOut = Output(Bool()) val uDatOut = Output(Bool())
val multiCLK = Input(Vec(8, Bool())) val multiCLK = Input(Vec(16, Bool()))
val iqspi = new QSPIInterfaceIO val iqspi = new QSPIInterfaceIO
val ospi = new SSPIInterfaceIO val ospi = new SSPIInterfaceIO