ruige/eb001
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

清硬件错误不彻底，改用reset清recParser的错误

Browse Source
This commit is contained in:
Ruige Lee
2025-07-21 14:56:27 +08:00
parent 7659bdf51a
commit 4f2a48e215
2 changed files with 3 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/scala/backBoard/shin/SlaveParser.scala
View File

@@ -1047,11 +1047,10 @@ with SlaveParserProbe{
io.intHWTrig(0) := downRecParser.io.isError io.intHWTrig(0) := downRecParser.io.isError
io.intHWTrig(1) := upRecParser.io.isError io.intHWTrig(1) := upRecParser.io.isError
downRecParser.io.resp := io.intHWClr(0) downRecParser.reset := reset.asBool | io.intHWClr(0)
downSendGen.reset := reset.asBool | io.intHWClr(0) downSendGen.reset := reset.asBool | io.intHWClr(0)
upRecParser.io.resp := io.intHWClr(1) upRecParser.reset := reset.asBool | io.intHWClr(1)
upSendGen.reset := reset.asBool | io.intHWClr(1) upSendGen.reset := reset.asBool | io.intHWClr(1)
} }

5
src/main/scala/backBoard/shin/SlaveRecParser.scala
View File

@@ -16,7 +16,6 @@ class SlaveRecParserIO extends Bundle{
val subMsgHeadReq = Valid( new SubMsgHeader ) val subMsgHeadReq = Valid( new SubMsgHeader )
val subMsgTailReq = Valid( new SubMsgTail ) val subMsgTailReq = Valid( new SubMsgTail )
val resp = Input(Bool())
val isError = Output(Bool()) val isError = Output(Bool())
@@ -34,7 +33,6 @@ class SlaveRecParser extends Module{
val STATE_SUBMSG_TAIL = 4.U val STATE_SUBMSG_TAIL = 4.U
val STATE_CRC = 5.U //CRC校验 val STATE_CRC = 5.U //CRC校验
val STATE_ERROR = 6.U // val STATE_ERROR = 6.U //
val STATE_WAIT = 7.U
val stateNext = Wire(UInt(4.W)); io.stateNext := stateNext val stateNext = Wire(UInt(4.W)); io.stateNext := stateNext
@@ -204,8 +202,7 @@ class SlaveRecParser extends Module{
( stateCurr === STATE_CRC ) -> Mux( io.rec.fire & io.rec.bits.tlast, ( stateCurr === STATE_CRC ) -> Mux( io.rec.fire & io.rec.bits.tlast,
Mux( lengthCnt === (4 - 1).U & isCrcPass, STATE_IDLE, STATE_ERROR ), STATE_CRC Mux( lengthCnt === (4 - 1).U & isCrcPass, STATE_IDLE, STATE_ERROR ), STATE_CRC
), ),
( stateCurr === STATE_ERROR ) -> Mux( io.resp, STATE_IDLE, STATE_ERROR ), ( stateCurr === STATE_ERROR ) -> STATE_ERROR,
( stateCurr === STATE_WAIT ) -> Mux( io.resp, STATE_IDLE, STATE_WAIT )
)) ))