From 3c357b54e0e6e2bbf95eb493dd9fd68664496014 Mon Sep 17 00:00:00 2001
From: RuigeLee <wut.ruigeli@gmail.com>
Date: Fri, 20 Sep 2024 14:55:43 +0800
Subject: [PATCH] =?UTF-8?q?4=E5=80=8D=E9=A2=91=E9=87=873=E6=AC=A1?=
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

---
 src/main/scala/backBoard/ebus/CDRIn.scala |  4 ++--
 tb/cdrInOut_tb.v                          | 23 +++++++++++++++++------
 2 files changed, 19 insertions(+), 8 deletions(-)

diff --git a/src/main/scala/backBoard/ebus/CDRIn.scala b/src/main/scala/backBoard/ebus/CDRIn.scala
index c8f12b0..78b91bf 100644
--- a/src/main/scala/backBoard/ebus/CDRIn.scala
+++ b/src/main/scala/backBoard/ebus/CDRIn.scala
@@ -23,8 +23,8 @@ abstract class CDRInBase extends Module{
 }
 
 trait CDRInOverSample{ this: CDRInBase =>
-  val sampleReg = withClockAndReset(io.overCLK.asClock, reset.asBool){ ShiftRegisters( RegNext(io.serDat), sampleRate ) }
-  val arbResult = VecInit(sampleReg).count( (x:Bool) => (x === true.B) ) > (sampleRate / 2).U
+  val sampleReg = withClockAndReset(io.overCLK.asClock, reset.asBool){ ShiftRegisters( RegNext(io.serDat), sampleRate-1 ) }
+  val arbResult = VecInit(sampleReg).count( (x:Bool) => (x === true.B) ) > ((sampleRate-1) / 2).U
 
   val syncSerDat = ShiftRegister( arbResult, 2 )
 }
diff --git a/tb/cdrInOut_tb.v b/tb/cdrInOut_tb.v
index a83d8f3..f35319a 100644
--- a/tb/cdrInOut_tb.v
+++ b/tb/cdrInOut_tb.v
@@ -72,6 +72,7 @@ initial begin
 end
 
 initial begin
+    #10
     forever #20 overCLK = ~overCLK;
 end
 
@@ -81,14 +82,24 @@ initial begin
 end
 
 
-reg [7:0] cnt = 0;
+// reg [7:0] cnt = 0;
 
+reg [31:0] rtc_cnt=0;
+    always @(posedge clock) begin
+        if( rtc_cnt > 200 ) begin
+            rtc_cnt <= #2 0;
+        end else begin
+            rtc_cnt <= #2 rtc_cnt + 1;
+        end
+    end
+
+
+    reg [7:0] cnt;
 
 
     always @(posedge clock) begin
-        if( reset ) begin
+        if( rtc_cnt == 0 ) begin
             cnt <= #2 0;
-            tx_axis_valid <= #2 1'b0;
         end else begin
             if( cnt == 8'd0 ) begin
                 tx_axis_valid      <= #2 1'b1;
@@ -106,11 +117,11 @@ reg [7:0] cnt = 0;
                         tx_axis_bits_tuser <= #2 1'b0;
 
                         if( cnt == 8'd1 ) begin
-                            tx_axis_bits_tdata <= #2 32;
+                            tx_axis_bits_tdata <= #2 8'h1;
                         end
 
-                        if( cnt == 8'd35 ) begin
-                            tx_axis_bits_tlast <= #2 1'b1;
+                        if( cnt == 8'd4 ) begin
+                            tx_axis_bits_tlast <= #2 8'h1;
                         end else begin
                             cnt <= #2 cnt + 8'd1;
                         end