增加cdr的配置选项,可以让cdr正常工作
This commit is contained in:
5
Makefile
5
Makefile
@@ -10,6 +10,7 @@ SPI_TYPE ?= -spi 0
|
||||
TRANS_CODE ?=
|
||||
DEVCLK ?= --dev1 0 90 --dev2 0 -90
|
||||
CDRCLK ?= --clk 0 40
|
||||
CDR_TYPE ?= -cdr 0
|
||||
|
||||
ifeq "$(RVCCVERSION)" "12.2.0"
|
||||
ISR_MARCH=-march=rv32izicsr -mabi=ilp32
|
||||
@@ -24,7 +25,7 @@ shin:
|
||||
sbt "test:runMain test.testShinModule"
|
||||
|
||||
testShin:
|
||||
python3 ./tb/shinTest/gen_pkt.py ${SPI_TYPE} ${TRANS_CODE}
|
||||
python3 ./tb/shinTest/gen_pkt.py ${SPI_TYPE} ${TRANS_CODE} ${CDR_TYPE}
|
||||
mkdir -p generated/log
|
||||
rm -rf generated/log/*
|
||||
iverilog -Wall \
|
||||
@@ -38,7 +39,7 @@ testShin:
|
||||
python3 ./tb/shinTest/check_testcase.py
|
||||
|
||||
testShinClk:
|
||||
python3 ./tb/shinTest/gen_pkt_clk.py ${DEVCLK} ${SPI_TYPE} ${TRANS_CODE}
|
||||
python3 ./tb/shinTest/gen_pkt_clk.py ${DEVCLK} ${SPI_TYPE} ${TRANS_CODE} ${CDR_TYPE}
|
||||
mkdir -p generated/log
|
||||
rm -rf generated/log/*
|
||||
iverilog -Wall \
|
||||
|
||||
Reference in New Issue
Block a user