增加plic文件,测试仿真
This commit is contained in:
@@ -7,19 +7,6 @@
|
||||
|
||||
#define TL2CDR_BASE 0x10000000U
|
||||
|
||||
#define CDR_INT_TX0END 14U
|
||||
#define CDR_INT_TX1END 15U
|
||||
#define CDR_INT_RX0ERROR 16U
|
||||
#define CDR_INT_RX1ERROR 17U
|
||||
#define CDR_INT_RX0START 18U
|
||||
#define CDR_INT_RX1START 19U
|
||||
#define CDR_INT_RX0END 20U
|
||||
#define CDR_INT_RX1END 21U
|
||||
#define CDR_INT_TX0_FIFO_DEQ 22U
|
||||
#define CDR_INT_TX1_FIFO_DEQ 23U
|
||||
#define CDR_INT_RX0_FIFO_ENQ 24U
|
||||
#define CDR_INT_RX1_FIFO_ENQ 25U
|
||||
|
||||
#define TX0_WriteSoftReset 0x00U
|
||||
#define TX0_WriteTxLen 0x04U
|
||||
#define TX0_WriteTxFifo 0x08U
|
||||
@@ -48,6 +35,19 @@
|
||||
#define HLM_ReadIsLast 0x5CU
|
||||
|
||||
|
||||
#define HLM_TX_FIFO_LEN 16U
|
||||
#define HLM_RX_FIFO_LEN 16U
|
||||
|
||||
#define HLM_TX0_FIFO_FULL (1U<<0U)
|
||||
#define HLM_TX1_FIFO_FULL (1U<<1U)
|
||||
#define HLM_TX0_BUSY (1U<<2U)
|
||||
#define HLM_TX1_BUSY (1U<<3U)
|
||||
#define HLM_RX0_ERROR (1U<<4U)
|
||||
#define HLM_RX1_ERROR (1U<<5U)
|
||||
#define HLM_RX0_VALID (1U<<6U)
|
||||
#define HLM_RX1_VALID (1U<<7U)
|
||||
|
||||
|
||||
#ifndef __ASSEMBLER__
|
||||
extern volatile uint32_t * const tx0_softReset;
|
||||
extern volatile uint32_t * const tx0_txLen;
|
||||
|
||||
Reference in New Issue
Block a user