2024-10-25 17:46:21 +08:00
|
|
|
|
2024-10-28 15:51:12 +08:00
|
|
|
|
|
|
|
|
#include "custom_ops.S"
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
.section .text
|
|
|
|
|
.globl _prog_start
|
|
|
|
|
.global irq
|
|
|
|
|
.extern main
|
|
|
|
|
|
|
|
|
|
/* Interrupt handler
|
|
|
|
|
**********************************/
|
|
|
|
|
|
|
|
|
|
.balign 16
|
|
|
|
|
irq_vec:
|
|
|
|
|
/* save registers */
|
|
|
|
|
|
|
|
|
|
picorv32_setq_insn(q2, x1)
|
|
|
|
|
picorv32_setq_insn(q3, x2)
|
|
|
|
|
|
|
|
|
|
lui x1, %hi(irq_regs)
|
|
|
|
|
addi x1, x1, %lo(irq_regs)
|
|
|
|
|
|
|
|
|
|
picorv32_getq_insn(x2, q0)
|
|
|
|
|
sw x2, 0*4(x1)
|
|
|
|
|
|
|
|
|
|
picorv32_getq_insn(x2, q2)
|
|
|
|
|
sw x2, 1*4(x1)
|
|
|
|
|
|
|
|
|
|
picorv32_getq_insn(x2, q3)
|
|
|
|
|
sw x2, 2*4(x1)
|
|
|
|
|
|
|
|
|
|
#ifdef ENABLE_FASTIRQ
|
|
|
|
|
sw x5, 5*4(x1)
|
|
|
|
|
sw x6, 6*4(x1)
|
|
|
|
|
sw x7, 7*4(x1)
|
|
|
|
|
sw x10, 10*4(x1)
|
|
|
|
|
sw x11, 11*4(x1)
|
|
|
|
|
sw x12, 12*4(x1)
|
|
|
|
|
sw x13, 13*4(x1)
|
|
|
|
|
sw x14, 14*4(x1)
|
|
|
|
|
sw x15, 15*4(x1)
|
|
|
|
|
sw x16, 16*4(x1)
|
|
|
|
|
sw x17, 17*4(x1)
|
|
|
|
|
sw x28, 28*4(x1)
|
|
|
|
|
sw x29, 29*4(x1)
|
|
|
|
|
sw x30, 30*4(x1)
|
|
|
|
|
sw x31, 31*4(x1)
|
|
|
|
|
#else
|
|
|
|
|
sw x3, 3*4(x1)
|
|
|
|
|
sw x4, 4*4(x1)
|
|
|
|
|
sw x5, 5*4(x1)
|
|
|
|
|
sw x6, 6*4(x1)
|
|
|
|
|
sw x7, 7*4(x1)
|
|
|
|
|
sw x8, 8*4(x1)
|
|
|
|
|
sw x9, 9*4(x1)
|
|
|
|
|
sw x10, 10*4(x1)
|
|
|
|
|
sw x11, 11*4(x1)
|
|
|
|
|
sw x12, 12*4(x1)
|
|
|
|
|
sw x13, 13*4(x1)
|
|
|
|
|
sw x14, 14*4(x1)
|
|
|
|
|
sw x15, 15*4(x1)
|
|
|
|
|
sw x16, 16*4(x1)
|
|
|
|
|
sw x17, 17*4(x1)
|
|
|
|
|
sw x18, 18*4(x1)
|
|
|
|
|
sw x19, 19*4(x1)
|
|
|
|
|
sw x20, 20*4(x1)
|
|
|
|
|
sw x21, 21*4(x1)
|
|
|
|
|
sw x22, 22*4(x1)
|
|
|
|
|
sw x23, 23*4(x1)
|
|
|
|
|
sw x24, 24*4(x1)
|
|
|
|
|
sw x25, 25*4(x1)
|
|
|
|
|
sw x26, 26*4(x1)
|
|
|
|
|
sw x27, 27*4(x1)
|
|
|
|
|
sw x28, 28*4(x1)
|
|
|
|
|
sw x29, 29*4(x1)
|
|
|
|
|
sw x30, 30*4(x1)
|
|
|
|
|
sw x31, 31*4(x1)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* call interrupt handler C function */
|
|
|
|
|
|
|
|
|
|
lui sp, %hi(irq_stack)
|
|
|
|
|
addi sp, sp, %lo(irq_stack)
|
|
|
|
|
|
|
|
|
|
// arg0 = address of regs
|
|
|
|
|
lui a0, %hi(irq_regs)
|
|
|
|
|
addi a0, a0, %lo(irq_regs)
|
|
|
|
|
|
|
|
|
|
// arg1 = interrupt type
|
|
|
|
|
picorv32_getq_insn(a1, q1)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// call to C function
|
|
|
|
|
# jal ra, irq
|
|
|
|
|
|
|
|
|
|
/* restore registers */
|
|
|
|
|
|
|
|
|
|
// new irq_regs address returned from C code in a0
|
|
|
|
|
addi x1, a0, 0
|
|
|
|
|
|
|
|
|
|
lw x2, 0*4(x1)
|
|
|
|
|
picorv32_setq_insn(q0, x2)
|
|
|
|
|
|
|
|
|
|
lw x2, 1*4(x1)
|
|
|
|
|
picorv32_setq_insn(q1, x2)
|
|
|
|
|
|
|
|
|
|
lw x2, 2*4(x1)
|
|
|
|
|
picorv32_setq_insn(q2, x2)
|
|
|
|
|
|
|
|
|
|
#ifdef ENABLE_FASTIRQ
|
|
|
|
|
lw x5, 5*4(x1)
|
|
|
|
|
lw x6, 6*4(x1)
|
|
|
|
|
lw x7, 7*4(x1)
|
|
|
|
|
lw x10, 10*4(x1)
|
|
|
|
|
lw x11, 11*4(x1)
|
|
|
|
|
lw x12, 12*4(x1)
|
|
|
|
|
lw x13, 13*4(x1)
|
|
|
|
|
lw x14, 14*4(x1)
|
|
|
|
|
lw x15, 15*4(x1)
|
|
|
|
|
lw x16, 16*4(x1)
|
|
|
|
|
lw x17, 17*4(x1)
|
|
|
|
|
lw x28, 28*4(x1)
|
|
|
|
|
lw x29, 29*4(x1)
|
|
|
|
|
lw x30, 30*4(x1)
|
|
|
|
|
lw x31, 31*4(x1)
|
|
|
|
|
#else
|
|
|
|
|
lw x3, 3*4(x1)
|
|
|
|
|
lw x4, 4*4(x1)
|
|
|
|
|
lw x5, 5*4(x1)
|
|
|
|
|
lw x6, 6*4(x1)
|
|
|
|
|
lw x7, 7*4(x1)
|
|
|
|
|
lw x8, 8*4(x1)
|
|
|
|
|
lw x9, 9*4(x1)
|
|
|
|
|
lw x10, 10*4(x1)
|
|
|
|
|
lw x11, 11*4(x1)
|
|
|
|
|
lw x12, 12*4(x1)
|
|
|
|
|
lw x13, 13*4(x1)
|
|
|
|
|
lw x14, 14*4(x1)
|
|
|
|
|
lw x15, 15*4(x1)
|
|
|
|
|
lw x16, 16*4(x1)
|
|
|
|
|
lw x17, 17*4(x1)
|
|
|
|
|
lw x18, 18*4(x1)
|
|
|
|
|
lw x19, 19*4(x1)
|
|
|
|
|
lw x20, 20*4(x1)
|
|
|
|
|
lw x21, 21*4(x1)
|
|
|
|
|
lw x22, 22*4(x1)
|
|
|
|
|
lw x23, 23*4(x1)
|
|
|
|
|
lw x24, 24*4(x1)
|
|
|
|
|
lw x25, 25*4(x1)
|
|
|
|
|
lw x26, 26*4(x1)
|
|
|
|
|
lw x27, 27*4(x1)
|
|
|
|
|
lw x28, 28*4(x1)
|
|
|
|
|
lw x29, 29*4(x1)
|
|
|
|
|
lw x30, 30*4(x1)
|
|
|
|
|
lw x31, 31*4(x1)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
picorv32_getq_insn(x1, q1)
|
|
|
|
|
picorv32_getq_insn(x2, q2)
|
|
|
|
|
|
|
|
|
|
picorv32_retirq_insn()
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
.balign 0x200
|
|
|
|
|
irq_regs:
|
|
|
|
|
// registers are saved to this memory region during interrupt handling
|
|
|
|
|
// the program counter is saved as register 0
|
|
|
|
|
.fill 32,4
|
|
|
|
|
|
|
|
|
|
// stack for the interrupt handler
|
|
|
|
|
.fill 128,4
|
|
|
|
|
irq_stack:
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2024-10-25 17:46:21 +08:00
|
|
|
_prog_start:
|
|
|
|
|
|
|
|
|
|
li x1, 0
|
|
|
|
|
li x2, 0
|
|
|
|
|
li x3, 0
|
|
|
|
|
li x4, 0
|
|
|
|
|
li x5, 0
|
|
|
|
|
li x6, 0
|
|
|
|
|
li x7, 0
|
|
|
|
|
li x8, 0
|
|
|
|
|
li x9, 0
|
|
|
|
|
li x10,0
|
|
|
|
|
li x11,0
|
|
|
|
|
li x12,0
|
|
|
|
|
li x13,0
|
|
|
|
|
li x14,0
|
|
|
|
|
li x15,0
|
|
|
|
|
li x16,0
|
|
|
|
|
li x17,0
|
|
|
|
|
li x18,0
|
|
|
|
|
li x19,0
|
|
|
|
|
li x20,0
|
|
|
|
|
li x21,0
|
|
|
|
|
li x22,0
|
|
|
|
|
li x23,0
|
|
|
|
|
li x24,0
|
|
|
|
|
li x25,0
|
|
|
|
|
li x26,0
|
|
|
|
|
li x27,0
|
|
|
|
|
li x28,0
|
|
|
|
|
li x29,0
|
|
|
|
|
li x30,0
|
|
|
|
|
li x31,0
|
|
|
|
|
|
|
|
|
|
li sp, 0x80010000
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
call main
|
|
|
|
|
|
|
|
|
|
li gp, 1;
|
|
|
|
|
ecall
|
|
|
|
|
|
|
|
|
|
trap_entry:
|
|
|
|
|
addi sp, sp, -136
|
|
|
|
|
|
|
|
|
|
sw x1, 1* 4(sp)
|
|
|
|
|
sw x2, 2* 4(sp)
|
|
|
|
|
sw x3, 3* 4(sp)
|
|
|
|
|
sw x4, 4* 4(sp)
|
|
|
|
|
sw x5, 5* 4(sp)
|
|
|
|
|
sw x6, 6* 4(sp)
|
|
|
|
|
sw x7, 7* 4(sp)
|
|
|
|
|
sw x8, 8* 4(sp)
|
|
|
|
|
sw x9, 9* 4(sp)
|
|
|
|
|
sw x10, 10*4(sp)
|
|
|
|
|
sw x11, 11*4(sp)
|
|
|
|
|
sw x12, 12*4(sp)
|
|
|
|
|
sw x13, 13*4(sp)
|
|
|
|
|
sw x14, 14*4(sp)
|
|
|
|
|
sw x15, 15*4(sp)
|
|
|
|
|
sw x16, 16*4(sp)
|
|
|
|
|
sw x17, 17*4(sp)
|
|
|
|
|
sw x18, 18*4(sp)
|
|
|
|
|
sw x19, 19*4(sp)
|
|
|
|
|
sw x20, 20*4(sp)
|
|
|
|
|
sw x21, 21*4(sp)
|
|
|
|
|
sw x22, 22*4(sp)
|
|
|
|
|
sw x23, 23*4(sp)
|
|
|
|
|
sw x24, 24*4(sp)
|
|
|
|
|
sw x25, 25*4(sp)
|
|
|
|
|
sw x26, 26*4(sp)
|
|
|
|
|
sw x27, 27*4(sp)
|
|
|
|
|
sw x28, 28*4(sp)
|
|
|
|
|
sw x29, 29*4(sp)
|
|
|
|
|
sw x30, 30*4(sp)
|
|
|
|
|
sw x31, 31*4(sp)
|
|
|
|
|
|
|
|
|
|
# csrr a0, mcause
|
|
|
|
|
# csrr a1, mepc
|
|
|
|
|
mv a2, sp
|
2024-10-28 15:51:12 +08:00
|
|
|
# jal handle_trap
|
2024-10-25 17:46:21 +08:00
|
|
|
# csrw mepc, a0
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
# li t0, MSTATUS_MPP
|
|
|
|
|
# csrs mstatus, t0
|
|
|
|
|
|
|
|
|
|
lw x1, 1 *4(sp)
|
|
|
|
|
lw x2, 2 *4(sp)
|
|
|
|
|
lw x3, 3 *4(sp)
|
|
|
|
|
lw x4, 4 *4(sp)
|
|
|
|
|
lw x5, 5 *4(sp)
|
|
|
|
|
lw x6, 6 *4(sp)
|
|
|
|
|
lw x7, 7 *4(sp)
|
|
|
|
|
lw x8, 8 *4(sp)
|
|
|
|
|
lw x9, 9 *4(sp)
|
|
|
|
|
lw x10, 10*4(sp)
|
|
|
|
|
lw x11, 11*4(sp)
|
|
|
|
|
lw x12, 12*4(sp)
|
|
|
|
|
lw x13, 13*4(sp)
|
|
|
|
|
lw x14, 14*4(sp)
|
|
|
|
|
lw x15, 15*4(sp)
|
|
|
|
|
lw x16, 16*4(sp)
|
|
|
|
|
lw x17, 17*4(sp)
|
|
|
|
|
lw x18, 18*4(sp)
|
|
|
|
|
lw x19, 19*4(sp)
|
|
|
|
|
lw x20, 20*4(sp)
|
|
|
|
|
lw x21, 21*4(sp)
|
|
|
|
|
lw x22, 22*4(sp)
|
|
|
|
|
lw x23, 23*4(sp)
|
|
|
|
|
lw x24, 24*4(sp)
|
|
|
|
|
lw x25, 25*4(sp)
|
|
|
|
|
lw x26, 26*4(sp)
|
|
|
|
|
lw x27, 27*4(sp)
|
|
|
|
|
lw x28, 28*4(sp)
|
|
|
|
|
lw x29, 29*4(sp)
|
|
|
|
|
lw x30, 30*4(sp)
|
|
|
|
|
lw x31, 31*4(sp)
|
|
|
|
|
|
|
|
|
|
addi sp, sp, 136
|
|
|
|
|
mret
|
