Files
eb001/tb/sw/src/MstMain.c

217 lines
5.0 KiB
C
Raw Normal View History

#include <stdint.h>
// #include "uart.h"
// #include "gpio.h"
// #include "timer.h"
2025-01-15 11:44:30 +08:00
#include "tl2cdr.h"
2025-01-15 17:58:12 +08:00
volatile uint32_t *plic_priority_3 = (uint32_t*)( 0xc000000U + 0X000004 * 3);
volatile uint32_t *plic_priority_4 = (uint32_t*)( 0xc000000U + 0X000004 * 4);
volatile uint32_t *plic_priority_5 = (uint32_t*)( 0xc000000U + 0X000004 * 5);
volatile uint32_t *plic_priority_6 = (uint32_t*)( 0xc000000U + 0X000004 * 6);
2025-01-15 15:44:29 +08:00
volatile uint32_t *plic_pending_0_31 = (uint32_t*)( 0xc000000U + 0X001000 );
volatile uint32_t *plic_enable_0_31 = (uint32_t*)( 0xc000000U + 0X002000 );
2025-01-15 17:58:12 +08:00
volatile uint32_t *plic_threshold_0 = (uint32_t*)( 0xc000000U + 0X200000 );
2025-01-15 15:44:29 +08:00
volatile uint32_t *plic_claim = (uint32_t*)( 0xc000000U + 0X200004 );
2025-01-15 17:58:12 +08:00
volatile uint32_t flag_intTxEnd = 0;
volatile uint32_t flag_intRxError = 0;
volatile uint32_t flag_intRxStart = 0;
volatile uint32_t flag_intRxEnd = 0;
2025-01-15 15:44:29 +08:00
2025-01-15 17:58:12 +08:00
void plic_handle(){
2025-01-15 15:44:29 +08:00
2025-01-15 17:58:12 +08:00
// 从 PLIC 中获取中断源 ID
uint32_t claim = *plic_claim;
if( claim == 3 ){
2025-01-15 15:44:29 +08:00
flag_intTxEnd = 1;
2025-01-15 17:58:12 +08:00
} else if( claim == 4 ){
2025-01-15 15:44:29 +08:00
flag_intRxError = 1;
2025-01-15 17:58:12 +08:00
} else if( claim == 5 ){
2025-01-15 15:44:29 +08:00
flag_intRxStart = 1;
2025-01-15 17:58:12 +08:00
} else if( claim == 6 ){
2025-01-15 15:44:29 +08:00
flag_intRxEnd = 1;
}
2025-01-15 17:58:12 +08:00
// 通知 PLIC 完成中断处理
*plic_claim = claim;
2025-01-15 15:44:29 +08:00
return;
}
static inline void error() {
while(1);
}
2025-01-15 11:44:30 +08:00
// extern volatile uint32_t *cdr_status = (uint32_t*)( TL2CDR_BASE + CDR_ReadStatus ); //read
// extern volatile uint32_t *cdr_txLen = (uint32_t*)( TL2CDR_BASE + CDR_WriteTxLen ); //write
// extern volatile uint32_t *cdr_txFifo = (uint32_t*)( TL2CDR_BASE + CDR_WriteTxFifo ); //write
// extern volatile uint32_t *cdr_direct = (uint32_t*)( TL2CDR_BASE + CDR_WriteTransDir ); //write
// extern volatile uint32_t *cdr_softReset = (uint32_t*)( TL2CDR_BASE + CDR_WriteSoftReset ); //write
// extern volatile uint32_t *cdr_rxLen = (uint32_t*)( TL2CDR_BASE + CDR_ReadRxLen ); //read
// extern volatile uint32_t *cdr_rxFifo = (uint32_t*)( TL2CDR_BASE + CDR_ReadRxFifo ); //read
void main()
{
uint32_t readDat;
uint32_t operator;
uint32_t downRecvLen;
uint32_t upRecvLen;
uint32_t slvNum;
uint32_t totNum;
uint32_t isLast;
2024-11-05 11:09:40 +08:00
uint32_t led = 0;
2025-01-15 15:44:29 +08:00
*plic_enable_0_31 = 1 << 3 | 1 << 4 | 1 << 5 | 1 << 6;
2025-01-15 17:58:12 +08:00
*plic_priority_3 = 1;
*plic_priority_4 = 1;
*plic_priority_5 = 1;
*plic_priority_6 = 1;
*plic_threshold_0 = 0;
2025-01-15 15:44:29 +08:00
*cdr_softReset = 1; //复位脉冲
*cdr_direct = 0;
2025-01-15 15:44:29 +08:00
2024-11-05 17:48:34 +08:00
register uint32_t flag;
2025-01-15 17:58:12 +08:00
// asm volatile ( //timer 2s
// "1:\n"
// "rdcycle %0\n"
// // "srli %0, %0, 12\n"
// "srli %0, %0, 27\n"
// // "srli %0, %0, 26\n"
// "andi %0, %0, 0x1\n"
// "beqz %0, 1b\n"
// :"+r"(flag)
// );
// if( led ){
// *WriteGpio = 0xFFFFFFFF;
// led = 0;
// } else{
// *WriteGpio = 0x0;
// led = 1;
// }
2024-11-05 11:09:40 +08:00
//发送下行包头
*cdr_txLen = 520; //总长520
2025-01-15 11:44:30 +08:00
*cdr_txFifo = (512 << 20) |( 0 << 16) | 0x0000; //负载长度512操作数0 参数全0
*cdr_txFifo = 0x00000000;
for( uint32_t i = 0; i < 512/4; i ++ ){
2025-01-15 11:44:30 +08:00
*cdr_txFifo = 0x00000000;
}
//等待发送完成标志
2025-01-15 15:44:29 +08:00
// asm volatile (
// "1:\n"
// "andi %0, sp, 0x01\n"
// "beqz %0, 1b\n"
// "andi sp, sp, 0xFE\n"
// :"+r"(flag)
// );
while( !flag_intTxEnd );
flag_intTxEnd = 0;
*cdr_softReset = 1; //复位脉冲
*cdr_direct = 1; //方向切换上行
//接收第一个包
2025-01-15 15:44:29 +08:00
// asm volatile (
// "1:\n"
// "andi %0, sp, 0x04\n"
// "beqz %0, 1b\n"
// "andi sp, sp, 0xFB\n"
// :"+r"(flag)
// );
while(!flag_intRxStart);
flag_intRxStart = 0;
readDat = *cdr_rxFifo;
// operator = (readDat >> 16) & 0xf; //速度不够,不校验
upRecvLen = readDat >> 20;
//接收第二个包
2025-01-15 15:44:29 +08:00
// asm volatile (
// "andi %0, sp, 0x08\n"
// "1:\n"
// "bnez %0, 1b\n" //error //速度不够,不校验
// :"+r"(flag),
// );
if( flag_intRxError ){
while(1);
}
uint32_t temp = *cdr_rxFifo;
//上行转发负载
for( uint32_t i = 0; i < (upRecvLen >> 2); i ++ ){ //一次传4byte
2025-01-15 15:44:29 +08:00
if( flag_intRxError ){
while(1);
}
// register uint32_t upData;
// asm volatile (
// "andi %0, sp, 0x80\n"
// "1:\n"
// "bnez %0, 1b\n" //error 速度不够,不再检查接收
// "lw %1, 0x01c(x0)\n"
// :"+r"(flag), "+r"(upData)
// );
}
//CRC
2025-01-15 15:44:29 +08:00
if( flag_intRxError ){
while(1);
}
// asm volatile (
// "andi %0, sp, 0x08\n"
// "1:\n"
// "bnez %0, 1b\n" //error
// :"+r"(flag)
// );
uint32_t crc = *cdr_rxFifo; //CRC
//等待接收完成标志
2025-01-15 15:44:29 +08:00
// asm volatile (
// "1:\n"
// "andi %0, sp, 0x08\n"
// "beqz %0, 1b\n"
// "andi sp, sp, 0xF7\n"
// :"+r"(flag)
// );
while(!flag_intRxEnd);
flag_intRxEnd = 0;
totNum = (upRecvLen >> 3);
}