Files
eb001/src/main/scala/backBoard/shin/ShinTop.scala

44 lines
841 B
Scala
Raw Normal View History

2025-04-24 16:18:33 +08:00
package BACK
2025-04-02 16:40:25 +08:00
2025-04-24 16:18:33 +08:00
import chisel3._
import chisel3.util._
2025-04-02 16:40:25 +08:00
2025-08-26 17:52:23 +08:00
import chisel3.experimental.dataview._
2025-04-02 16:40:25 +08:00
2025-08-26 17:52:23 +08:00
class ShinTopIO extends TopBase_IO_Bundle{
val multiCLK = Input(Vec(16, Bool()))
2025-04-24 16:18:33 +08:00
}
2025-04-02 16:40:25 +08:00
2025-08-26 10:30:12 +08:00
class ShinTop extends Module with RequireAsyncReset{
2025-08-26 17:52:23 +08:00
val io: ShinTopIO = IO(new ShinTopIO)
2025-04-02 16:40:25 +08:00
2025-08-26 17:52:23 +08:00
val mstSlvSwitch = Module(new MstSlvSwitch)
val downCDROut = Module(new CDROut)
val upCDROut = Module(new CDROut)
2025-09-05 17:15:04 +08:00
2025-08-26 10:30:12 +08:00
val downCDRIn = Module(new MPCDRIn)
2025-09-05 17:15:04 +08:00
val upCDRIn = Module(new MPCDRIn)
2025-06-04 16:51:16 +08:00
2025-08-26 17:52:23 +08:00
downCDRIn.multiCLK := io.multiCLK
upCDRIn.multiCLK := io.multiCLK
2025-06-04 16:51:16 +08:00
2025-04-27 14:56:07 +08:00
2025-08-26 17:52:23 +08:00
downCDROut.io <> mstSlvSwitch.io.downCDROut
upCDROut.io <> mstSlvSwitch.io.upCDROut
2025-09-05 17:15:04 +08:00
2025-08-26 17:52:23 +08:00
downCDRIn.io <> mstSlvSwitch.io.downCDRIn
upCDRIn.io <> mstSlvSwitch.io.upCDRIn
2025-04-27 14:56:07 +08:00
2025-09-05 17:15:04 +08:00
2025-08-26 17:52:23 +08:00
io.viewAsSupertype(new TopBase_IO_Bundle) <> mstSlvSwitch.io.viewAsSupertype(new TopBase_IO_Bundle)
2025-07-31 15:26:17 +08:00
2025-08-26 10:30:12 +08:00
2025-07-31 15:26:17 +08:00
}
2025-08-26 10:30:12 +08:00